DESIGN OF AN EFFICIENT VLSI INNER-PRODUCT PROCESSOR FOR REAL-TIME DSP APPLICATIONS

被引：9
|
作者：
AHMAD, MO
POORNALAH, DV
机构：
来源：
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS | 1989年 / 36卷 / 02期
关键词：
D O I：
10.1109/31.20218
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：324 / 329
页数：6
相关论文
共 50 条
  • [1] The implementation of an efficient and high-speed inner-product processor
    Wang, GP
    Tull, M
    CONFERENCE RECORD OF THE THIRTY-FIFTH ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS AND COMPUTERS, VOLS 1 AND 2, 2001, : 1362 - 1366
  • [2] VLSI DESIGN OF INNER-PRODUCT COMPUTERS USING DISTRIBUTED ARITHMETIC
    BURLESON, WP
    SCHARF, LL
    1989 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-3, 1989, : 158 - 161
  • [3] HIGH-SPEED AREA-EFFICIENT INNER-PRODUCT PROCESSOR
    TAWFIK, A
    ELGUIBALY, F
    FAHMI, M
    ABDELRAHEEM, E
    AGATHOKLIS, P
    CANADIAN JOURNAL OF ELECTRICAL AND COMPUTER ENGINEERING-REVUE CANADIENNE DE GENIE ELECTRIQUE ET INFORMATIQUE, 1994, 19 (04): : 187 - 191
  • [4] Design of processor arrays for real-time applications
    Fimmel, D
    Merker, R
    EURO-PAR '98 PARALLEL PROCESSING, 1998, 1470 : 1018 - 1028
  • [5] Real-time fuzzy processor on a DSP
    Frías-Martínez, E
    ETFA 2001: 8TH IEEE INTERNATIONAL CONFERENCE ON EMERGING TECHNOLOGIES AND FACTORY AUTOMATION, VOL 1, PROCEEDINGS, 2001, : 403 - 408
  • [6] Massively parallel inner-product array processor
    Genov, R
    Cauwenberghs, G
    IJCNN'01: INTERNATIONAL JOINT CONFERENCE ON NEURAL NETWORKS, VOLS 1-4, PROCEEDINGS, 2001, : 183 - 188
  • [7] VLSI processor architecture for real-time GA processing and PE-VLSI design
    Imai, T
    Yoshikawa, M
    Terai, H
    Yamauchi, H
    2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 3, PROCEEDINGS, 2004, : 625 - 628
  • [8] Efficient Inner-Product Argument from Compressed Σ-Protocols and Applications
    Scala, Emanuele
    Mostarda, Leonardo
    ADVANCED INFORMATION NETWORKING AND APPLICATIONS, VOL 4, AINA 2024, 2024, 202 : 326 - 337
  • [9] Sign extension bit minimisation algorithm for designing VLSI inner-product-processor cells for DSP applications
    Poornaiah, DV
    ELECTRONICS LETTERS, 1998, 34 (02) : 159 - 160
  • [10] Programmable inner-product enhanced associative processor array
    Subhash, B
    Hariharakrishnan, K
    Schonfeld, D
    EMBEDDED PROCESSORS FOR MULTIMEDIA AND COMMUNICATIONS, 2004, 5309 : 22 - 29
12345