SWITCHING NETWORK LOGIC APPROACH FOR THE DESIGN OF CMOS VLSI CIRCUITS

被引:1
|
作者
HU, CM
CHAN, SP
机构
[1] Santa Clara Univ, Santa Clara, CA,, USA, Santa Clara Univ, Santa Clara, CA, USA
关键词
ELECTRONIC CIRCUITS; SWITCHING - Applications - LOGIC DESIGN - Applications - SEMICONDUCTOR DEVICES; MOS; -; Applications;
D O I
10.1080/00207218808962817
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The method for the design of the CMOS logic by using the switching network logic (SNL) concept is shown to yield high layout density. With non-series-parallel-connected structures for the CMOS cells, the number of MOSFETs employed by using this method is considerably reduced in comparison with the boolean gate approach. Logic functions are divided into single-contact (SC) and multi-contact (MC) functions by the SNL theory. It is known that most functions encountered in logic circuit design are MC variables, and the lack of a synthesis technique to realize MC functions which are the functions more commonly encountered has been the main obstacle for applying the SNL theory to CMOS logic circuit design. In this paper, a test condition is presented for the identification of SC and MC functions. Based on the condition, procedures are then formulated to modify a given MC function so that the approach for the synthesis of an SC function can be directly adopted for that of an MC function. Some practical examples are also given to illustrate the various steps in the synthesis procedures.
引用
收藏
页码:421 / 441
页数:21
相关论文
共 50 条
  • [1] Simultaneous switching noise in CMOS VLSI circuits
    Bobba, S
    Hajj, IN
    1999 SOUTHWEST SYMPOSIUM ON MIXED-SIGNAL DESIGN, SSMSD 99, 1999, : 15 - 20
  • [2] A design reliability methodology for CMOS VLSI circuits
    Oshiro, L
    Radojcic, R
    1995 INTERNATIONAL INTEGRATED RELIABILITY WORKSHOP, FINAL REPORT, 1996, : 34 - 39
  • [3] High Performance and Low Power ONOFIC Approach for VLSI CMOS Circuits Design
    Chavan, Umesh Jeevalu
    Patil, Siddarama R.
    2016 INTERNATIONAL CONFERENCE ON COMMUNICATION AND SIGNAL PROCESSING (ICCSP), VOL. 1, 2016, : 426 - 429
  • [4] DESIGN OF NAND LOGIC SWITCHING CIRCUITS
    SWAN, W
    RADIO AND ELECTRONIC ENGINEER, 1974, 44 (01): : 27 - 32
  • [5] Design of VLSI CMOS circuits under thermal constraint
    Daasch, WR
    Lim, CH
    Cai, G
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2002, 49 (08) : 589 - 593
  • [6] Approach for measuring crosstalk interference in CMOS VLSI circuits
    Sainz, J.A.
    Aguado, L.A.
    Roca, M.
    Aledo, A.
    Maiz, J.A.
    Informacion Tecnologica, 2000, 11 (02): : 159 - 166
  • [7] Dynamic circuits for CMOS and BiCMOS low power VLSI design
    Zhu, Z
    Carlson, BS
    ISCAS 96: 1996 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - CIRCUITS AND SYSTEMS CONNECTING THE WORLD, VOL 4, 1996, : 197 - 200
  • [8] VLSI CIRCUITS FOR SWITCHING SYSTEMS
    ATHENES, C
    AUDRIX, JC
    ONDE ELECTRIQUE, 1982, 62 (11): : 55 - 61
  • [9] SWITCHING NETWORK LOGIC APPROACH TO SEQUENTIAL MOS CIRCUIT-DESIGN
    WU, MY
    HAJJ, IN
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1989, 8 (07) : 782 - 794
  • [10] Analysis and design of PTAT temperature sensor in digital CMOS VLSI circuits
    Golda, A.
    Kos, A.
    PROCEEDINGS OF THE INTERNATIONAL CONFERENCE MIXED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2006, : 415 - +