ANALOG CMOS IMPLEMENTATION OF A DISCRETE-TIME CNN WITH PROGRAMMABLE CLONING TEMPLATES

被引:15
作者
ANGUITA, M
PELAYO, FJ
PRIETO, A
ORTEGA, J
机构
[1] Departamento de Electrónica y Technologia de Computadores, Facultad de Ciencias, Universidad de Granada, 18071, Granada
来源
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING | 1993年 / 40卷 / 03期
关键词
D O I
10.1109/82.222821
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper an analog CMOS implementation of cells for building discrete time cellular neural networks (DT-CNN), based on current-mode multipliers and capacitive storage for the analog initial states and cloning templates, is presented. Since the cloning templates are programmable, the circuit could be used for several applications, or it could be reconfigured to sequentially perform different tasks on the initial input data. A chip prototype containing two DT-CNN cells has been designed and manufactured, and some experimental results showing the functionality of the circuit are provided.
引用
收藏
页码:215 / 219
页数:5
相关论文
共 13 条
[1]  
ANGUITA M, 1991, LECT NOTES COMPUT SC, V540, P260, DOI 10.1007/BFb0035902
[2]   A CLASS OF ANALOG CMOS CIRCUITS BASED ON THE SQUARE-LAW CHARACTERISTIC OF AN MOS-TRANSISTOR IN SATURATION [J].
BULT, K ;
WALLINGA, H .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1987, 22 (03) :357-365
[3]   CELLULAR NEURAL NETWORKS - THEORY [J].
CHUA, LO ;
YANG, L .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1988, 35 (10) :1257-1272
[4]  
CRUZ JM, 1991, IEEE T CIRCUITS SYST, V38, P813
[5]  
ESPEJO S, 1992, 1992 P IEEE INT S CI, P4537
[6]  
HALONEN K, 1990, P IEEE CELL NEUR NET, P206
[7]   AN ANALOG IMPLEMENTATION OF DISCRETE-TIME CELLULAR NEURAL NETWORKS [J].
HARRER, H ;
NOSSEK, JA ;
STELZL, R .
IEEE TRANSACTIONS ON NEURAL NETWORKS, 1992, 3 (03) :466-476
[8]  
HARRER H, 1990, P IEEE CELLULAR NEUR, P152
[9]  
PELAYO FJ, 1991, 2ND P INT WORKSH MIC, P261
[10]  
PRIETO A, 1991, 6 C DIS CIRC INT GRU, P439