DESIGN AND ANALYSIS OF A HIERARCHICAL CLOCK DISTRIBUTION-SYSTEM FOR SYNCHRONOUS STANDARD CELL MACROCELL VLSI

被引：21

作者：

FRIEDMAN, EG

POWELL, S

机构：

来源：

IEEE JOURNAL OF SOLID-STATE CIRCUITS | 1986年 / 21卷 / 02期

关键词：

D O I：

10.1109/JSSC.1986.1052510

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

引用

收藏

页码：240 / 246

页数：7

相关论文

共 20 条

[1] A SYNCHRONOUS APPROACH FOR CLOCKING VLSI SYSTEMS
ANCEAU, F
[J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1982, 17 (01) : 51 - 52
[2] THE MODELING OF RESISTIVE INTERCONNECTS FOR INTEGRATED-CIRCUITS
ANTINONE, RJ
BROWN, GW
[J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1983, 18 (02) : 200 - 203
[3] OPTIMAL INTERCONNECTION CIRCUITS FOR VLSI
BAKOGLU, HB
MEINDL, JD
[J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 1985, 32 (05) : 903 - 909
[4] BEAUSANG J, 1985, OCT P INT C COMP DES, P68
[5] THE MODELING OF RESISTIVE INTERCONNECTS FOR INTEGRATED-CIRCUITS - COMMENT
DEMEY, G
[J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1984, 19 (04) : 542 - 543
[6] DHAR S, 1984, OCT P IEEE INT C COM, P778
[7] FRIEDMAN E, 1985, MAY P CUST INT CIRC, P389
[8] FRIEDMAN EG, 1985, J SEMICUSTOM ICS, V2, P5
[9] GLASSER L, 1985, DESIGN ANAL VLSI CIR
[10] OPTIMIZED OUTPUT STAGE FOR MOS INTEGRATED-CIRCUITS - COMMENT
JAEGER, RC
[J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1975, SC10 (03) : 185 - 186