A PARAMETRIC SHORT-CHANNEL MOS-TRANSISTOR MODEL FOR SUBTHRESHOLD AND STRONG INVERSION CURRENT

被引：59
作者：
GROTJOHN, T [1 ]
HOEFFLINGER, B [1 ]
机构：
[1] UNIV MINNESOTA,DEPT ELECT ENGN,MINNEAPOLIS,MN 55455
来源：
IEEE TRANSACTIONS ON ELECTRON DEVICES | 1984年 / 31卷 / 02期
关键词：
D O I：
10.1109/T-ED.1984.21507
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：234 / 246
页数：13
相关论文
共 50 条
[41]   An algorithm for finding all the DC solutions of short-channel MOS transistor circuits [J].
Tadeusiewicz, M ;
Halgas, S .
ICECS 2000: 7TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS & SYSTEMS, VOLS I AND II, 2000, :924-927
[42]   A NEW APPROACH TO THE CURRENT VOLTAGE CHARACTERISTICS OF A MOS-TRANSISTOR [J].
SIGFRIDSSON, B .
SOLID-STATE ELECTRONICS, 1991, 34 (09) :937-944
[43]   A MODEL FOR THE BREAKDOWN CHARACTERISTICS OF P-CHANNEL MOS-TRANSISTOR PROTECTION DEVICES [J].
MAES, H ;
SIX, P ;
SANSEN, W .
SOLID-STATE ELECTRONICS, 1981, 24 (06) :523-531
[44]   A SIMPLE-MODEL FOR THE MOS-TRANSISTOR IN SATURATION [J].
ELNOKALI, M ;
MIRANDA, H .
SOLID-STATE ELECTRONICS, 1986, 29 (06) :591-596
[45]   SHORT-CHANNEL EFFECTS ON MOSFET SUBTHRESHOLD SWING [J].
TARR, NG ;
WALKEY, DJ ;
ROWLANDSON, MB ;
HEWITT, SB ;
MACELWEE, TW .
SOLID-STATE ELECTRONICS, 1995, 38 (03) :697-701
[46]   A MODEL FOR THE SIMULATION OF A 2 MOS-TRANSISTOR INVERTER [J].
FERGUSON, RS ;
SPREVAK, D .
MATHEMATICS AND COMPUTERS IN SIMULATION, 1983, 25 (03) :249-258
[47]   NEW SHORT-CHANNEL N-MOSFET CURRENT-VOLTAGE MODEL IN STRONG INVERSION AND UNIFIED PARAMETER EXTRACTION METHOD [J].
MOON, BJ ;
PARK, CK ;
LEE, K ;
SHUR, M .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1991, 38 (03) :592-602
[48]   Analytical model for subthreshold current in short-channel fully depleted SOI MOSFETs incorporating velocity overshoot [J].
Alam, AHMZ ;
Momen, MF ;
Islam, MS ;
Saha, PK .
DESIGN, MODELING AND SIMULATION IN MICROELECTRONICS, 2000, 4228 :259-269
[49]   A DC MODEL FOR AN MOS-TRANSISTOR IN THE SATURATION REGION [J].
POORTER, T ;
SATTER, JH .
SOLID-STATE ELECTRONICS, 1980, 23 (07) :765-772
[50]   AN MOS-TRANSISTOR CHARGE MODEL FOR VLSI DESIGN [J].
SHEU, BJ ;
HSU, WJ ;
KO, PK .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1988, 7 (04) :520-527
12345