共 50 条
[41]
A pipelined 12-bit analog-to-digital converter with continuous on-chip digital correction
[J].
2007 14TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS 1-4,
2007,
:669-+
[42]
A 12-bit 20-MS/s pipelined ADC with nested digital background calibration
[J].
PROCEEDINGS OF THE IEEE 2003 CUSTOM INTEGRATED CIRCUITS CONFERENCE,
2003,
:409-412
[43]
A Low Power 12-bit 40MS/s Pipelined ADC with Digital Calibration
[J].
2008 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS 2008), VOLS 1-4,
2008,
:137-140
[44]
Time Assisted SAR ADC with Bit-guess and Digital Error Correction
[J].
2022 35TH SBC/SBMICRO/IEEE/ACM SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN (SBCCI 2022),
2022,
[45]
A 12-bit Fully Differential 2MS/s Successive Approximation Analog-to-Digital Converter with Reduced Power Consumption
[J].
PROCEEDINGS OF THE 13TH IEEE SYMPOSIUM ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS AND SYSTEMS,
2010,
:399-402
[47]
A 12-bit SAR ADC with Reference Voltage Ripple Suppression
[J].
2021 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS),
2021,
[48]
A 12-bit Synchronous-SAR ADC for IoT Applications
[J].
2019 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS),
2019,
[49]
A 12-bit Domino ADC with a Background Offset Calibration Scheme
[J].
2019 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS 2019),
2019,
:9-12