共 26 条
- [4] Scaling challenges and device design requirements for high performance sub-50 nm gate length planar CMOS transistors [J]. 2000 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2000, : 174 - 175
- [8] A 2-d analytical solution for SCEs in DG MOSFETs [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2004, 51 (09) : 1385 - 1391
- [9] Malobabic S, 2004, ICCDCS 2004: FIFTH INTERNATIONAL CARACAS CONFERENCE ON DEVICES, CIRCUITS AND SYSTEMS, P19