REED-MULLER CANONICAL FORMS IN MULTIVALUED LOGIC

被引：8

作者：

KODANDAPANI, KL ^{[1
]}

SETLUR, RV ^{[1
]}

机构：

[1] INDIAN INST SCI, SCH AUTOM, BANGALORE, INDIA

来源：

IEEE TRANSACTIONS ON COMPUTERS | 1975年 / C 24卷 / 06期

关键词：

D O I：

10.1109/T-C.1975.224275

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

引用

页码：628 / 636

页数：9

共 50 条

[21] Reed-Muller Codes
Abbe, Emmanuel
Sberlo, Ori
Shpilka, Amir
Ye, Min
FOUNDATIONS AND TRENDS IN COMMUNICATIONS AND INFORMATION THEORY, 2023, 20 (1-2): : 1 - 156
[22] ON THE REED-MULLER CODES
ASSMUS, EF
DISCRETE MATHEMATICS, 1992, 106 : 25 - 33
[23] Synthesis of multi-level Dual Reed-Muller forms
Department of Computer Science, Wajdi Institute of Technology, P.O. Box 19014, Mount of Olives, Jerusalem, Israel
WSEAS Transactions on Electronics, 2008, 5 (08): : 345 - 349
[24] A comment on "Generalized Reed-Muller forms as a tool to detect symmetries"
Falkowski, BJ
IEEE TRANSACTIONS ON COMPUTERS, 2003, 52 (07) : 975 - 976
[25] Hug an XOR gate today: An introduction to Reed-Muller logic
Maxfield, C
EDN, 1996, 41 (05) : 175 - &
[26] Minimization of Dual Reed-Muller forms using Dual property
Faraj, K.
Almaini, A.E.A.
WSEAS Transactions on Circuits and Systems, 2007, 6 (01): : 9 - 15
[27] Majority-logic decoding for the Reed-Muller code in TETRA
Zhang, Peng
Wu, Si-Liang
Tan, Zhen-Hui
Tien Tzu Hsueh Pao/Acta Electronica Sinica, 2007, 35 (09): : 1665 - 1669
[28] Power Optimization in Logic Synthesis for Mixed Polarity Reed-Muller Logic Circuits
Wang, Xiang
Lu, Ying
Zhang, Yi
Zhao, Zexi
Xia, Tongsheng
Xiao, Limin
COMPUTER JOURNAL, 2015, 58 (06) : 1306 - 1313
[29] Optimal expression for fixed polarity dual Reed-Muller forms
Faraj, Khalid
Almaini, A.E.A.
WSEAS Transactions on Circuits and Systems, 2007, 6 (03): : 364 - 371
[30] An Algorithm for Identifying Symmetric Variables in the Canonical Reed-Muller Algebra System
Li, Xiaohua
Shen, Jizhong
JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2016, 25 (10)

← 1 2 3 4 5 →