AN ANALYSIS OF PROCESSOR MEMORY INTERCONNECTION NETWORKS

被引：0

|

作者：

BHUYAN, LN

机构：

来源：

IEEE TRANSACTIONS ON COMPUTERS | 1985年 / 34卷 / 03期

关键词：

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

引用

收藏

页码：279 / 283

页数：5

相关论文

共 50 条

[41] OPTIMAL PROCESSOR INTERCONNECTION TOPOLOGIES.
Maekawa, Mamoru
Conference Proceedings - Annual Symposium on Computer Architecture, 1981, : 171 - 185
[42] DENSE TRIVALENT GRAPHS FOR PROCESSOR INTERCONNECTION
LELAND, WE
SOLOMON, MH
IEEE TRANSACTIONS ON COMPUTERS, 1982, 31 (03) : 219 - 222
[43] ManArray processor interconnection network: An introduction
Pechanek, GG
Vassiliadis, S
Pitsianis, N
EURO-PAR'99: PARALLEL PROCESSING, 1999, 1685 : 761 - 765
[44] Influence of the structure of the processor-memory-interconnection-system on the effiency of multiprocessor systems: The simulation approach
Both, R.
IT - Information Technology, 1981, 23 (1-6): : 107 - 115
[45] ANALYSIS OF PROCESSOR MEMORY COMMUNICATION BY THE NS32000 PROCESSOR FAMILY
EBERLE, H
MICROPROCESSING AND MICROPROGRAMMING, 1988, 22 (05): : 367 - 377
[46] ANALYSIS AND DESIGN OF NONEQUIVALENT MULTISTAGE INTERCONNECTION NETWORKS
AGRAWAL, DP
KIM, SC
SWAIN, NK
IEEE TRANSACTIONS ON COMPUTERS, 1988, 37 (02) : 232 - 237
[47] Reliability analysis of multilayer multistage interconnection networks
Bistouni, Fathollah
Jahanshahi, Mohsen
TELECOMMUNICATION SYSTEMS, 2016, 62 (03) : 529 - 551
[48] Terminal reliability analysis of multistage interconnection networks
Prakash, Amit
Yadav, Dilip Kumar
Choubey, Arvind
INTERNATIONAL JOURNAL OF SYSTEM ASSURANCE ENGINEERING AND MANAGEMENT, 2020, 11 (01) : 110 - 125
[49] Terminal reliability analysis of multistage interconnection networks
Amit Prakash
Dilip Kumar Yadav
Arvind Choubey
International Journal of System Assurance Engineering and Management, 2020, 11 : 110 - 125
[50] INCIDENCE MATRIX CONCEPTS FOR ANALYSIS OF INTERCONNECTION OF NETWORKS
ANDERSON, WN
DUFFIN, RJ
TRAPP, GE
NOTICES OF THE AMERICAN MATHEMATICAL SOCIETY, 1971, 18 (05): : 792 - &

← 1 2 3 4 5 →