AN ANALYSIS OF PROCESSOR MEMORY INTERCONNECTION NETWORKS

被引：0
|
作者：
BHUYAN, LN
机构：
来源：
IEEE TRANSACTIONS ON COMPUTERS | 1985年 / 34卷 / 03期
关键词：
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
引用
收藏
页码：279 / 283
页数：5
相关论文
共 50 条
  • [21] A generalized processor allocation scheme for recursively decomposable interconnection networks
    Wu, F
    Hsu, CC
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2002, E85D (04) : 694 - 713
  • [22] Scalable interconnection networks for partial column array processor architectures
    Takala, J
    Akopian, D
    Astola, J
    Saarinen, J
    ISCAS 2000: IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - PROCEEDINGS, VOL IV: EMERGING TECHNOLOGIES FOR THE 21ST CENTURY, 2000, : 513 - 516
  • [23] Emulation of multistage interconnection networks by fibre memory
    Li, Shuo-Yen Robert
    Tan, Xuesong Jonathan
    Chen, Peng
    Ho, Siuting
    IET COMMUNICATIONS, 2014, 8 (15) : 2591 - 2598
  • [24] Nonuniform memory reference of multistage interconnection networks
    Chang, HK
    COMPUTER STANDARDS & INTERFACES, 2004, 26 (03) : 221 - 227
  • [25] PROCESSOR INTERCONNECTION STRATEGIES
    FINKEL, RA
    SOLOMON, MH
    IEEE TRANSACTIONS ON COMPUTERS, 1980, 29 (05) : 360 - 371
  • [26] Interconnection network analysis for a compliant massively parallel processor
    Perdue, DB
    Tabak, D
    JOURNAL OF SYSTEMS ARCHITECTURE, 1997, 42 (9-10) : 665 - 678
  • [27] Processor allocation scheme for incomplete substructure of recursively decomposable interconnection networks
    Wu, F
    Kuan, TC
    Chou, LP
    INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED PROCESSING TECHNIQUES AND APPLICATIONS, VOLS I-V, PROCEEDINGS, 1999, : 2218 - 2224
  • [28] Multichip shared memory module with optical interconnection for parallel-processor system
    Kuribara, Hirofumi
    Hashimoto, Hiroyuki
    Fukushima, Takafumi
    Koyanagi, Mitsumasa
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 2006, 45 (4B): : 3504 - 3509
  • [29] CMOS Photonic Processor-Memory Networks
    Stojanovic, Vladimir
    Joshi, Ajay
    Batten, Cristopher
    Kwon, Yong-Jin
    Beamer, Scott
    Chen, Sun
    Asanovic, Krste
    2010 IEEE PHOTONICS SOCIETY WINTER TOPICALS MEETING SERIES, 2010, : 118 - +
  • [30] Processor allocation and job scheduling on 3D mesh interconnection networks
    Mohammad, S.B.
    Khaoua, M.O.
    Mackenzie, L.M.
    Ababneh, I.
    International Journal of Computers and Applications, 2007, 29 (03) : 309 - 317
12345