A novel multiple super junction power device structure with low specific on-resistance

被引:0
|
作者
Zhu Hui [1 ]
Li Haiou [1 ]
Li Qi [1 ,2 ]
Huang Yuanhao [1 ]
Xu Xiaoning [1 ]
Zhao Hailiang [1 ]
机构
[1] Guilin Univ Elect Technol, Guangxi Expt Ctr Informat Sci, Guilin 541004, Peoples R China
[2] Univ Elect Sci & Technol China, State Key Lab Elect Thin Films & Integrated Devic, Chengdu 610054, Sichuan, Peoples R China
基金
中国博士后科学基金;
关键词
multiple super junction; 3D-depleted; breakdown voltage; specific on-resistance; electric field shielding; effect;
D O I
10.1088/1674-4926/35/10/104006
中图分类号
O469 [凝聚态物理学];
学科分类号
070205 ;
摘要
A novel multiple super junction (MSJ) LDMOS power device is proposed to decrease R-on due to lateral and vertical interactions between the N-pillar and P-pillar. In the studied device: multiple layers of SJ are introduced oppositely under surface SJ; when compared with 2D-depleting of the conventional super junction (CSJ), a 3D-depleted effect is formed in the MSJ thanks to vertical electric field modulation; and, current distribution is improved by deep drain, which increases the drift doping concentration and results in a lower on-resistance. The high electric field around the drain region by substrate-assisted depleted effect is reduced due to the charge balance result from the electric field shielding effect of the bottom SJ, which causes the uniform electric field in the drift region and the high breakdown voltage. The numerical simulation results indicate that the specific on-resistance of the MSJ device is reduced by 42% compared with that of CSJ device, while maintaining a high breakdown voltage; the cell pitch of the device is 12 mu m.
引用
收藏
页数:5
相关论文
共 50 条
  • [31] Stacked chip of Si power device with double side Cu plating for low on-resistance
    Ohguro, Tatsuya
    Kojima, Hideharu
    Hara, Takuma
    Nishiwaki, Tatsuya
    Umekawa, Shinichi
    2021 33RD INTERNATIONAL SYMPOSIUM ON POWER SEMICONDUCTOR DEVICES AND ICS (ISPSD), 2021, : 187 - 190
  • [32] Novel Step Floating Islands VDMOS with Low Specific on-Resistance by TCAD Simulation
    Zhao, Dongyan
    Wang, Yubo
    Chen, Yanning
    Shao, Jin
    Fu, Zhen
    Duan, Baoxing
    Liu, Fang
    Li, Xiuwei
    Li, Tenghao
    Yang, Xin
    Li, Mingzhe
    Yang, Yintang
    MICROMACHINES, 2022, 13 (04)
  • [33] An LDMOS with large SOA and low specific on-resistance
    杜文芳
    吕信江
    陈星弼
    Journal of Semiconductors, 2016, (05) : 56 - 59
  • [34] Characteristics and utilization of a new class of low on-resistance MOS-gated power device
    Lai, JS
    Song, BM
    Zhou, R
    Hefner, A
    Berning, DW
    Shen, CC
    IEEE TRANSACTIONS ON INDUSTRY APPLICATIONS, 2001, 37 (05) : 1282 - 1289
  • [35] A Ultra-Low Specific On-Resistance and Extended Gate SJ LDMOS Structure
    Wu, Lijuan
    Chen, Jiaqi
    Yang, Hang
    Ding, QiLin
    Chen, Xing
    Su, Shaolian
    TRANSACTIONS ON ELECTRICAL AND ELECTRONIC MATERIALS, 2021, 22 (03) : 211 - 216
  • [36] A Ultra-Low Specific On-Resistance and Extended Gate SJ LDMOS Structure
    Lijuan Wu
    Jiaqi Chen
    Hang Yang
    QiLin Ding
    Xing Chen
    Shaolian Su
    Transactions on Electrical and Electronic Materials, 2021, 22 : 211 - 216
  • [37] Efficient power MOSFETs offer low on-resistance
    Schweber, B
    EDN, 1996, 41 (01) : 18 - 18
  • [38] Low on-resistance trench power MOSFETs design
    Chien, F. -T.
    Liao, C. -N.
    Wang, C. -L.
    Chiu, H. -C.
    Tsai, Y. -T.
    ELECTRONICS LETTERS, 2008, 44 (03) : 232 - 233
  • [39] 4H-SiC power bipolar junction transistor with a very low specific ON-resistance of 2.9 mΩ • cm2
    Zhang, Jianhui
    Alexandrov, Petre
    Burke, Terry
    Zhao, Han H.
    IEEE ELECTRON DEVICE LETTERS, 2006, 27 (05) : 368 - 370
  • [40] Ultra low on-resistance super 3D MOSFET
    Yamaguchi, H
    Suzuki, N
    Sakakibara, J
    ISPSD'03: 2003 IEEE 15TH INTERNATIONAL SYMPOSIUM ON POWER SEMICONDUCTOR DEVICES AND ICS PROCEEDINGS, 2003, : 316 - 319