共 11 条
- [1] Cao CH, 2005, 2005 Symposium on VLSI Circuits, Digest of Technical Papers, P242
- [2] Wiring Effect Optimization in 65-nm Low-Power NMOS [J]. IEEE ELECTRON DEVICE LETTERS, 2008, 29 (11) : 1245 - 1248
- [3] MOSFET Modeling for RF IC design [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2005, 52 (07) : 1286 - 1303
- [6] Itoh N, 2003, IEICE T FUND ELECTR, VE86A, P288
- [8] An effective gate resistance model for CMOS RF and noise modeling [J]. INTERNATIONAL ELECTRON DEVICES MEETING 1998 - TECHNICAL DIGEST, 1998, : 961 - 964