A FAULT-TOLERANT SYSTEM ARCHITECTURE FOR NAVY APPLICATIONS

被引:6
|
作者
COMFORT, WT
机构
关键词
AN/UYK-43 - COMPUTER INTERCONNECTION SYSTEM - FAULT-HANDLING SOFTWARE - REMOTE DIAGNOSTICS - SINGLE-BUTTON MAINTENANCE PROCEDURE;
D O I
10.1147/rd.273.0219
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
A description is given of the architecture of a computer system, being designed and built for the U. S. Navy, that is expected to be the standard Navy shipboard computer for the next twenty years or so. It has a requirement for very high system reliability, which is addressed by a multiprocessor system configuration that can recover dynamically from hardware faults and support on-line repair of failed hardware elements. The overall system architecture and a number of significant new features designed to support fault-tolerant operation are discussed, including a duplex control bus, a computer interconnection system, a technique for remote diagnostics, a single-button maintenance procedure, and special fault-handling software.
引用
收藏
页码:219 / 236
页数:18
相关论文
共 50 条
  • [1] Fault-tolerant architecture for high performance embedded system applications
    Khan, GN
    INTERNATIONAL CONFERENCE ON COMPUTER DESIGN: VLSI IN COMPUTERS AND PROCESSORS, PROCEEDINGS, 1998, : 384 - 389
  • [2] A reactive system architecture for building fault-tolerant distributed applications
    Chen, CG
    Jia, WJ
    Zhou, WL
    JOURNAL OF SYSTEMS AND SOFTWARE, 2004, 72 (03) : 401 - 415
  • [3] THE FAULT-TOLERANT ARCHITECTURE OF THE SAFE SYSTEM
    MADEIRA, H
    FERNANDES, B
    RELA, M
    SILVA, JG
    MICROPROCESSING AND MICROPROGRAMMING, 1989, 27 (1-5): : 705 - 712
  • [4] A fault-tolerant architecture for Grid system
    Liu, LX
    Wu, QY
    Zhou, B
    GRID AND COOPERATIVE COMPUTING GCC 2004, PROCEEDINGS, 2004, 3251 : 58 - 64
  • [5] Fault-tolerant space computer system architecture
    Yu, Lunzheng
    Weidianzixue yu Jisuanji/Microelectronics & Computer, 14 (06): : 13 - 16
  • [6] A FAULT-TOLERANT MULTITRANSPUTER SYSTEM FOR SPACE APPLICATIONS
    CASTRO, HDS
    GOUGH, MP
    MICROPROCESSORS AND MICROSYSTEMS, 1991, 15 (07) : 361 - 367
  • [7] A FAULT-TOLERANT MULTITRANSPUTER ARCHITECTURE
    KUMAR, RK
    SINHA, SK
    PATNAIK, LM
    MICROPROCESSORS AND MICROSYSTEMS, 1993, 17 (02) : 75 - 81
  • [8] Fault-Tolerant Architecture for AUVs
    Baraniuk, Tui
    Simoni, Roberto
    Weihmann, Lucas
    2018 IEEE/OES AUTONOMOUS UNDERWATER VEHICLE WORKSHOP (AUV), 2018,
  • [9] ARCHITECTURE OF FAULT-TOLERANT COMPUTERS
    SIEWIOREK, DP
    COMPUTER, 1984, 17 (08) : 9 - 18
  • [10] A CONTROL ARCHITECTURE FOR AN ADVANCED FAULT-TOLERANT ROBOT SYSTEM
    HORMANN, A
    MEIER, W
    SCHLOEN, J
    INTELLIGENT AUTONOMOUS SYSTEMS 2, VOLS 1 AND 2, 1989, : 576 - 585