RECENT DEVELOPMENTS IN ULTRA-THIN OXYNITRIDE GATE DIELECTRICS

被引：27
|
作者：
HAN, LK
BHAT, M
WRISTERS, D
WANG, HH
KWONG, DL
机构：
[1] Microelectronics research center department of electrical, computer engineering the university of texas at austin, Austin
来源：
MICROELECTRONIC ENGINEERING | 1995年 / 28卷 / 1-4期
基金：
美国国家科学基金会;
关键词：
D O I：
10.1016/0167-9317(95)00022-Z
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
This paper reviews recent developments in N2O- and NO-based oxynitride gate dielectrics for CMOS ULSI applications. These dielectrics are extremely attractive due to their process simplicity, thickness controllability, and excellent electrical characteristics. In this paper, several issues like thickness scaling, growth kinetics, chemical composition, electrical properties, hot-carrier reliability, and EEPROM applications of these dielectrics are discussed.
引用
收藏
页码：89 / 96
页数：8
相关论文
共 50 条
  • [41] Annealing characteristics of ultra-thin high-K HfO2 gate dielectrics
    Han, DD
    Kang, JF
    Lin, CH
    Han, RQ
    CHINESE PHYSICS, 2003, 12 (03): : 325 - 327
  • [42] Preparation of high quality ultra-thin gate dielectrics by CAT-CVD and catalytic anneal
    Sato, H
    Izumi, A
    Matsumura, H
    CHEMICAL PROCESSING OF DIELECTRICS, INSULATORS AND ELECTRONIC CERAMICS, 2000, 606 : 121 - 126
  • [43] Positive bias temperature instability in nMOSFETs with ultra-thin Hf-silicate gate dielectrics
    Crupi, F
    Pace, C
    Cocorullo, G
    Groeseneken, G
    Aoulaiche, M
    Houssa, A
    MICROELECTRONIC ENGINEERING, 2005, 80 : 130 - 133
  • [44] A phenomenological theory of correlated multiple soft-breakdown events in ultra-thin gate dielectrics
    Alam, MA
    Smith, RK
    41ST ANNUAL PROCEEDINGS: INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM, 2003, : 406 - 411
  • [45] Preparation of high quality ultra-thin gate dielectrics by CAT-CVD and catalytic anneal
    Sato, Hidekazu
    Izumi, Akira
    Matsumura, Hideki
    Materials Research Society Symposium - Proceedings, 2000, 606 : 121 - 126
  • [46] Spin-dependent trap-assisted tunneling current in ultra-thin gate dielectrics
    Miura, Y
    Fujieda, S
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 2001, 40 (4B): : 2840 - 2843
  • [47] Evaluation of silicon surface nitridation effects on ultra-thin ZrO2 gate dielectrics
    Nieh, R
    Choi, R
    Gopalan, S
    Onishi, K
    Kang, CS
    Cho, HJ
    Krishnan, S
    Lee, JC
    APPLIED PHYSICS LETTERS, 2002, 81 (09) : 1663 - 1665
  • [48] Improved method for the oxide thickness extraction tn MOS structures with ultra-thin gate dielectrics
    Ghibaudo, G
    Bruyère, S
    Devoivre, T
    DeSalvo, B
    Vincent, E
    ICMTS 1999: PROCEEDINGS OF THE 1999 INTERNATIONAL CONFERENCE ON MICROELECTRONIC TEST STRUCTURES, 1999, : 111 - 116
  • [49] Device performance of sub-50 nm CMOS with ultra-thin plasma nitrided gate dielectrics
    Inaba, S
    Shimizu, T
    Mori, S
    Sekine, K
    Saki, K
    Suto, H
    Fukui, H
    Nagamine, M
    Fujiwara, M
    Yamamoto, T
    Takayanagi, M
    Mizushima, I
    Okano, K
    Matsuda, S
    Oyamatsu, H
    Tsunashima, Y
    Yamada, S
    Toyoshima, Y
    Ishiuchi, H
    INTERNATIONAL ELECTRON DEVICES 2002 MEETING, TECHNICAL DIGEST, 2002, : 651 - 654
  • [50] Effects of gate roughness on low voltage InGaZnO thin-film transistors with ultra-thin anodized AlxOy dielectrics
    Lin, Xiaoyu
    Jin, Jidong
    Kim, Jaekyun
    Xin, Qian
    Zhang, Jiawei
    Song, Aimin
    SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2023, 38 (03)
12345