EXPERIMENTAL CHARACTERISTICS OF DIGITAL PHASE LOCKED LOOPS WITH NOISE

被引：0
|
作者：
SUGIHARTONO
MARAL, G
机构：
[1] ENST-TSA, France
来源：
ANNALES DES TELECOMMUNICATIONS-ANNALS OF TELECOMMUNICATIONS | 1988年 / 43卷 / 9-10期
关键词：
D O I：
暂无
中图分类号：
TN [电子技术、通信技术];
学科分类号：
0809 ;
摘要：
9
引用
收藏
页码：548 / 560
页数：13
相关论文
共 50 条
  • [1] Design and Characteristics of Digital Locked Loops
    Sebesta, Jiri
    SENSORS, SIGNALS, VISUALIZATION, IMAGING, SIMULATION AND MATERIALS, 2009, : 191 - 194
  • [2] Digital Phase-Locked Loops
    Levantino, Salvatore
    2018 IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE (CICC), 2018,
  • [3] DIGITAL PHASE-LOCKED LOOPS
    不详
    HEWLETT-PACKARD JOURNAL, 1987, 38 (10): : 15 - 15
  • [4] An Experimental Study of Phase Noise in CMOS Phase-Locked Loops Considering Different Noise Sources
    Zhang, Chi
    Srivastava, Ashok
    Ni, Chunbo
    IEEE MWSCAS'06: PROCEEDINGS OF THE 2006 49TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL II, 2006, : 561 - +
  • [5] Noise analysis of phase-locked loops
    Mehrotra, A
    ICCAD - 2000 : IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, 2000, : 277 - 282
  • [6] Noise analysis of phase-locked loops
    Mehrotra, A
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2002, 49 (09) : 1309 - 1316
  • [7] Noise in phase-locked loops [Invited]
    Hajimiri, A
    2001 SOUTHWEST SYMPOSIUM ON MIXED-SIGNAL DESIGN, 2001, : 1 - 6
  • [8] A Nonlinear Phase Detector for Digital Phase Locked Loops
    Hsieh, Ping-Hsuan
    Maxey, Jay
    Yang, Chih-Kong Ken
    PROCEEDINGS OF THE IEEE 2009 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2009, : 335 - +
  • [9] A Digital BIST for Phase-Locked Loops
    Sliech, Kevin
    Margala, Martin
    23RD IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT-TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS, 2008, : 134 - 142
  • [10] Advanced Digital Phase-Locked Loops
    Levantino, Salvatore
    2013 IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE (CICC), 2013,
12345