A FLAT-ALUMINUM BASED VOLTAGE-PROGRAMMABLE LINK FOR FIELD-PROGRAMMABLE DEVICES

被引:7
作者
COHEN, SS
GLEASON, EF
WYATT, PW
RAFFEL, JI
机构
[1] Massachusetts Institute of Technology, Lincoln Laboratory, Lexington
关键词
D O I
10.1109/16.285023
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A new metal-insulator-metal (MIM) structure has been developed for use in field-programmable gate arrays (FPGA's) as a voltage-programmable link (VPL). The present capacitor structure relies on aluminum metallization; hence, it should be amenable to immediate application. The addition of minute amounts of titanium or molybdenum has been found to suppress hillock formation. The insulator, prepared by means of plasma-enhanced chemical vapor deposition (PECVD), comprises a sandwich of a nearly stoichiometric silicon dioxide interposed between two like layers of silicon-rich silicon nitride. This MIM structure has displayed characteristics desirable for use in the emerging FPGA technology including high density, very low on-resistance, reduced capacitance, low programming voltage, and the potential for further scaling to the sub-micron regime.
引用
收藏
页码:721 / 725
页数:5
相关论文
共 8 条
[1]  
CHEN IC, 1985, IEEE T ELECTRON DEV, V32, P413, DOI 10.1109/T-ED.1985.21957
[2]   A NOVEL DOUBLE-METAL STRUCTURE FOR VOLTAGE-PROGRAMMABLE LINKS [J].
COHEN, SS ;
RAFFEL, JI ;
WYATT, PW .
IEEE ELECTRON DEVICE LETTERS, 1992, 13 (09) :488-490
[3]  
COHEN SS, 1993, IEEE T ELECTRON DEV, V40, P1227
[4]  
GABRIEL MC, 1982, J NON-CRYST SOLIDS, V48, P297, DOI 10.1016/0022-3093(82)90167-3
[5]  
GAMAL AB, 1989, IEEE J SOLID-ST CIRC, V24, P394
[6]   LAYERED AND HOMOGENEOUS FILMS OF ALUMINUM AND ALUMINUM SILICON WITH TITANIUM AND TUNGSTEN FOR MULTILEVEL INTERCONNECTS [J].
GARDNER, DS ;
MICHALKA, TL ;
SARASWAT, KC ;
BARBEE, TW ;
MCVITTIE, JP ;
MEINDL, JD .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1985, 32 (02) :174-183
[7]  
Hamdy E., 1988, International Electron Devices Meeting. Technical Digest (IEEE Cat. No.88CH2528-8), P786, DOI 10.1109/IEDM.1988.32929
[8]  
SHEN BW, 1985, 2ND P INT IEEE VLSI, P114