A NEW FLOORPLANNING ALGORITHM FOR ANALOG CIRCUITS

被引:0
|
作者
KIM, CK
BERKCAN, E
CURRIN, B
DABREU, M
机构
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
引用
收藏
页码:11 / 14
页数:4
相关论文
共 50 条
  • [1] A MACROMODELING ALGORITHM FOR ANALOG CIRCUITS
    CASINOVI, G
    SANGIOVANNIVINCENTELLI, A
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1991, 10 (02) : 150 - 160
  • [2] New adaptation of the ACO algorithm for the analog circuits design optimization
    Ahaitouf, A. (ali_ahitouf@yahoo.fr), 1600, International Journal of Computer Science Issues (IJCSI) (09): : 3 - 2
  • [3] New algorithm for test node selection for analog circuits diagnosis
    Department of Automation, Tsinghua University, Beijing 100084, China
    Jisuanji Xuebao, 2006, 10 (1780-1785):
  • [4] NEW STATISTICAL ALGORITHM FOR FAULT LOCATION IN TOLERANCED ANALOG CIRCUITS
    HUANCA, J
    SPENCE, R
    IEE PROCEEDINGS-G CIRCUITS DEVICES AND SYSTEMS, 1983, 130 (06): : 243 - 251
  • [5] A Floorplanning Algorithm for Novel Three-dimensional Nano Integrated Circuits
    Luo, Rong
    Zhang, Xi
    Shi, Shengqing
    Sun, Peng
    53RD IEEE INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, 2010, : 857 - 860
  • [6] A new algorithm for generating symbolic network functions of analog integrated circuits
    Li, RZ
    Chen, WK
    Wang, ZM
    Wu, XD
    Huang, XF
    ISCAS '97 - PROCEEDINGS OF 1997 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I - IV: CIRCUITS AND SYSTEMS IN THE INFORMATION AGE, 1997, : 1001 - 1004
  • [7] Experimental Verification of a New Oscillation-based Test Algorithm for Analog Circuits
    Parai, M.
    Srimani, S.
    Ghosh, K.
    Rahaman, H.
    IETE JOURNAL OF RESEARCH, 2023, 69 (09) : 6255 - 6265
  • [8] Generating random benchmark circuits for floorplanning
    Wan, T
    Chrzanowska-Jeske, M
    2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 5, PROCEEDINGS, 2004, : 345 - 348
  • [9] Design of Analog Integrated Circuits by Using Genetic Algorithm
    Jafari, A.
    Zekri, M.
    Sadri, S.
    Mallahzadeh, A. R.
    2010 SECOND INTERNATIONAL CONFERENCE ON COMPUTER ENGINEERING AND APPLICATIONS: ICCEA 2010, PROCEEDINGS, VOL 1, 2010, : 578 - 581
  • [10] A hybrid Genetic Algorithm method for optimizing analog circuits
    Papadopoulos, S
    Mack, RJ
    Massara, RE
    PROCEEDINGS OF THE 43RD IEEE MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I-III, 2000, : 140 - 143