VERY-HIGH-SPEED SI BIPOLAR STATIC FREQUENCY-DIVIDERS WITH NEW T-TYPE FLIP-FLOPS

被引：26
作者：
ISHII, K
ICHINO, H
TOGASHI, M
KOBAYASHI, Y
YAMAGUCHI, C
机构：
[1] NTT LSI Laboratories, Atsugi-shi
来源：
IEEE JOURNAL OF SOLID-STATE CIRCUITS | 1995年 / 30卷 / 01期
关键词：
D O I：
10.1109/4.350199
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
This paper presents two circuit techniques for highspeed operation of a master slave toggle flip-flop circuit (MS-TFF). One circuit reduces the gain in latching circuits, and the other uses the transient current of the emitter followers to boost the switching speed. Both the SPICE simulations and the measured results for static 1/8 frequency dividers fabricated using 0.5-mu m super self-aligned process technology (SST1C) show that the maximum operating speed of our MS-TFF's is 10% and 30% faster than that of conventional ones. By applying these technologies, 19.1-GHz and 22.4-GHz Si bipolar static frequency dividers have been fabricated.
引用
收藏
页码：19 / 24
页数：6
相关论文
共 10 条
[1]   ACCURATE ANALYTICAL DELAY EXPRESSIONS FOR ECL AND CML CIRCUITS AND THEIR APPLICATIONS TO OPTIMIZING HIGH-SPEED BIPOLAR CIRCUITS [J].
FANG, W .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1990, 25 (02) :572-583
[2]   STATIC FREQUENCY-DIVIDERS FOR HIGH OPERATING SPEED (25 GHZ, 170MW) AND LOW-POWER CONSUMPTION (16 GHZ, 8MW) IN SELECTIVE EPITAXIAL SI BIPOLAR TECHNOLOGY [J].
FELDER, A ;
STENGL, R ;
HAUENSCHILD, J ;
REIN, HM ;
MEISTER, TF .
ELECTRONICS LETTERS, 1993, 29 (12) :1072-1074
[3]   39.5-GHZ STATIC FREQUENCY-DIVIDER IMPLEMENTED IN ALINAS/GAINAS HBT TECHNOLOGY [J].
HAFIZI, M ;
JENSEN, JF ;
METZGER, RA ;
STANCHINA, WE ;
RENSCH, DB ;
ALLEN, YK .
IEEE ELECTRON DEVICE LETTERS, 1992, 13 (12) :612-614
[4]   MAXIMUM OPERATING FREQUENCY IN SI BIPOLAR MASTER-SLAVE TOGGLE FLIP-FLOP CIRCUIT [J].
ISHII, K ;
ICHINO, H ;
YAMAGUCHI, C .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1994, 29 (07) :754-760
[5]  
ISHII K, 1992, PROCEEDINGS OF THE 1992 BIPOLAR / BICMOS CIRCUITS AND TECHNOLOGY MEETING, P147, DOI 10.1109/BIPOL.1992.274063
[6]   20 GBIT/S GAAS-MESFET MULTIPLEXER IC USING A NOVEL T-TYPE FLIP-FLOP CIRCUIT [J].
MURATA, K ;
OHHATA, M ;
TOGASHI, M ;
SUZUKI, M .
ELECTRONICS LETTERS, 1992, 28 (22) :2090-2091
[7]   AN 8-BIT 250 MEGASAMPLE PER 2ND ANALOG-TO-DIGITAL CONVERTER - OPERATION WITHOUT A SAMPLE AND HOLD [J].
PEETZ, B ;
HAMILTON, BD ;
KANG, J .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1986, 21 (06) :997-1002
[8]   SUITABILITY OF PRESENT SILICON BIPOLAR IC TECHNOLOGIES FOR OPTICAL FIBER TRANSMISSION RATES AROUND AND ABOVE 10 GBIT/S [J].
REIN, HM ;
HAUENSCHILD, J .
IEE PROCEEDINGS-G CIRCUITS DEVICES AND SYSTEMS, 1990, 137 (04) :251-260
[9]   3.8 GBIT/S BIPOLAR MASTER-SLAVE D-FLIP-FLOP IC AS A BASIC ELEMENT FOR HIGH-SPEED OPTICAL COMMUNICATION-SYSTEMS [J].
REIN, HM ;
REIMANN, R .
ELECTRONICS LETTERS, 1986, 22 (10) :543-544
[10]  
YAMAGUCHI C, 1993, PROCEEDINGS OF THE 1993 BIPOLAR/BICOMS CIRCUITS AND TECHNOLOGY MEETING, P63, DOI 10.1109/BIPOL.1993.617470
1