A PRACTICAL CURRENT SENSING TECHNIQUE FOR I-DDQ TESTING

被引:34
作者
TANG, JJ
LEE, KJ
LIU, BD
机构
[1] Department of Electrical Engineering, National Cheng-Kung University, Tainan
关键词
D O I
10.1109/92.386229
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In this paper, a practical design for built-in current sensors (BICS's) is proposed. This scheme can execute current testing during the normal circuit operation with very small impact on the performance of the circuit under test (CUT). In addition, scalable resolutions and no external voltage/current reference make this design more effective and efficient than previous designs. Moreover this scheme can be used to monitor the current-related faults of both CMOS and non-CMOS circuits. Thus it is highly suitable for design for testability (DFT) on a multiple-chip module (MCM) or to be the current monitor on the test fixture under the quality test action group (QTAG) standard [1].
引用
收藏
页码:302 / 310
页数:9
相关论文
共 27 条
  • [1] ABRAMOVICI M, 1990, DIGITAL SYSTEMS TEST, pCH14
  • [2] BAKER K, 1994, ITC 94
  • [3] BANERJEE P, 1983, P INT TEST C, P554
  • [4] BUCHANAN JE, 1991, BICMOS CMOS SYSTEM D, pCH4
  • [5] 2 SCHEMES FOR DETECTING CMOS ANALOG FAULTS
    CHANG, TY
    WANG, CC
    HSU, JB
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1992, 27 (02) : 229 - 233
  • [6] CRAPUCHETTES C, 1987, P INT TEST C, P310
  • [7] DOUGLAS PN, 1992, ELECTRON DES AUG, P66
  • [8] NOVEL DESIGN FOR TESTABILITY SCHEMES FOR CMOS IC
    FAVALLI, M
    OLIVO, P
    DAMIANI, M
    RICCO, B
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1990, 25 (05) : 1239 - 1246
  • [9] FRANCO S, 1988, DESIGN OPERATIONAL A, pCH6
  • [10] GREGORIAN R, 1986, ANALOG MOS INTEGRATE, pCH4