TOTALLY SELF-CHECKING CHECKERS WITH A MINIMAL TEST SET

被引:0
作者
VIZIREV, IS
机构
来源
AVTOMATIKA I VYCHISLITELNAYA TEKHNIKA | 1982年 / 01期
关键词
D O I
暂无
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
引用
收藏
页码:43 / 49
页数:7
相关论文
共 50 条
[41]   Concurrent delay testing in totally self-checking systems [J].
Paschalis, A ;
Gizopoulos, D ;
Gaitanis, N .
JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 1998, 12 (1-2) :55-61
[42]   DESIGN OF TOTALLY SELF-CHECKING ASYNCHRONOUS MODULAR CIRCUITS [J].
DAVID, R ;
THEVENODFOSSE, P .
JOURNAL OF DESIGN AUTOMATION & FAULT-TOLERANT COMPUTING, 1978, 2 (04) :271-287
[43]   ON ERROR INDICATION FOR TOTALLY SELF-CHECKING SYSTEMS. [J].
Nanya, Takashi ;
Kawamura, Toshiaki .
IEEE Transactions on Computers, 1987, C-36 (11) :1389-1392
[44]   Totally self-checking decoders for hamming SEC codes [J].
Boyarinov, IM .
2000 IEEE INTERNATIONAL SYMPOSIUM ON INFORMATION THEORY, PROCEEDINGS, 2000, :397-397
[45]   Automated Design of Totally Self-Checking Sequential Circuits [J].
Greblicki, Jerzy ;
Kotowski, Jerzy .
COMPUTER AIDED SYSTEMS THEORY - EUROCAST 2009, 2009, 5717 :98-105
[46]   DESIGN OF SELF-CHECKING CHECKERS FOR 1-OUT-OF-3 CODES [J].
SAPOZHNIKOV, VV ;
SAPOZHNIKOV, VV .
AUTOMATION AND REMOTE CONTROL, 1991, 52 (02) :289-296
[47]   STRONGLY FAULT-SECURE AND STRONGLY SELF-CHECKING DOMINO-CMOS IMPLEMENTATIONS OF TOTALLY SELF-CHECKING CIRCUITS [J].
JHA, NK .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1990, 9 (03) :332-336
[48]   Formal verification of totally self-checking properties of combinational circuits [J].
Kawakubo, K ;
Tanaka, K ;
Hiraishi, H .
IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 1997, E80D (01) :57-62
[49]   DESIGN OF TOTALLY SELF-CHECKING COMPARATORS WITH AN ARBITRARY NUMBER OF INPUTS [J].
HUGHES, JLA ;
MCCLUSKEY, EJ ;
LU, DJ .
IEEE TRANSACTIONS ON COMPUTERS, 1984, 33 (06) :546-550
[50]   DESIGN OF TOTALLY SELF-CHECKING ASYNCHRONOUS MODULAR CIRCUITS. [J].
David, Rene ;
Thevenod/Fosse, Pascale .
1978, 2 (04) :271-287