A CMOS FLOATING POINT MULTIPLIER

被引：21

作者：

UYA, M

KANEKO, K

YASUI, J

机构：

来源：

关键词：

D O I：

10.1109/JSSC.1984.1052210

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

引用

页码：697 / 702

页数：6

共 7 条

[1]

BEDRIJ OJ, 1962, IRE T ELECTRON COMPU, V11, P340, DOI DOI 10.1109/IRETELC.1962

[2] A SIGNED BINARY MULTIPLICATION TECHNIQUE [J].

BOOTH, AD .

[3]

HWANG K, 1979, COMPUTER ARITHMETIC

[4] A PROPOSED STANDARD FOR BINARY FLOATING-POINT ARITHMETIC [J].

STEVENSON, D .

[5]

UYA M, 1984, FEB ISSCC, V27, P90

[6] 64-BIT MONOLITHIC FLOATING POINT PROCESSORS [J].

WARE, FA ;

MCALLISTER, WH ;

CARLSON, JR ;

SUN, DK ;

VLACH, RJ .

[7]

WOO B, 1983, ELECTRONICS, V56, P121