共 10 条
[2]
Benini L., 2006, NETWORKS CHIPS TECHN
[4]
Bourduas S, 2007, NOCS 2007: FIRST INTERNATIONAL SYMPOSIUM ON NETWORKS-ON-CHIP, PROCEEDINGS, P195
[5]
AEthereal network on chip: Concepts, architectures, and implementations
[J].
IEEE DESIGN & TEST OF COMPUTERS,
2005, 22 (05)
:414-421
[6]
Jerger N. E., 2007, IEEE Computer Architecture Letters, V6, P5, DOI 10.1109/L-CA.2007.2
[7]
Kavaldjiev N, 2006, IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, PROCEEDINGS, P211
[8]
Leroy A, 2005, 2005 INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN AND SYSTEM SYNTHESIS, P81
[9]
Lusala A. K., 2010, Proceedings 2010 International Conference on Reconfigurable Computing and FPGAs (ReConFig 2010), P340, DOI 10.1109/ReConFig.2010.22
[10]
Modarressi M, 2009, DES AUT TEST EUROPE, P566