Combining SDM-Based Circuit Switching with Packet Switching in a Router for On-Chip Networks

被引:11
作者
Lusala, Angelo Kuti [1 ]
Legat, Jean-Didier [1 ]
机构
[1] Catholic Univ Louvain, Inst Informat & Commun Technol Elect & Appl Math, B-1348 Louvain, Belgium
关键词
Computer architecture - Network architecture - Packet networks - Packet switching - Quality of service - Routers - Space division multiple access - Time division multiplexing - Timing circuits;
D O I
10.1155/2012/474765
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
A Hybrid router architecture for Networks-on-Chip "NoC"is presented, it combines Spatial Division Multiplexing "SDM"based circuit switching and packet switching in order to efficiently and separately handle both streaming and best-effort traffic generated in real-time applications. Furthermore the SDM technique is combined with Time DivisionMultiplexing "TDM"technique in the circuit switching part in order to increase path diversity, thus improving throughput while sharing communication resources among multiple connections. Combining these two techniques allows mitigating the poor resource usage inherent to circuit switching. In this way Quality of Service "QoS"is easily provided for the streaming traffic through the circuit-switched subrouter while the packet-switched sub-router handles best-effort traffic. The proposed hybrid router architectures were synthesized, placed and routed on an FPGA. Results show that a practicable Network-on-Chip "NoC"can be built using the proposed router architectures. 7 x 7 mesh NoCs were simulated in SystemC. Simulation results show that the probability of establishing paths through the NoC increases with the number of sub-channels and has its highest value when combining SDM with TDM, thereby significantly reducing contention in the NoC.
引用
收藏
页数:16
相关论文
共 10 条
[1]   QoS-supported on-chip communication for multi-processors [J].
Al Faruque, Mohammad Abdullah ;
Henkel, Joerg .
INTERNATIONAL JOURNAL OF PARALLEL PROGRAMMING, 2008, 36 (01) :114-139
[2]  
Benini L., 2006, NETWORKS CHIPS TECHN
[3]   QNoC: QoS architecture and design process for network on chip [J].
Bolotin, E ;
Cidon, I ;
Ginosar, R ;
Kolodny, A .
JOURNAL OF SYSTEMS ARCHITECTURE, 2004, 50 (2-3) :105-128
[4]  
Bourduas S, 2007, NOCS 2007: FIRST INTERNATIONAL SYMPOSIUM ON NETWORKS-ON-CHIP, PROCEEDINGS, P195
[5]   AEthereal network on chip: Concepts, architectures, and implementations [J].
Goossens, K ;
Dielissen, J ;
Radulescu, A .
IEEE DESIGN & TEST OF COMPUTERS, 2005, 22 (05) :414-421
[6]  
Jerger N. E., 2007, IEEE Computer Architecture Letters, V6, P5, DOI 10.1109/L-CA.2007.2
[7]  
Kavaldjiev N, 2006, IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, PROCEEDINGS, P211
[8]  
Leroy A, 2005, 2005 INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN AND SYSTEM SYNTHESIS, P81
[9]  
Lusala A. K., 2010, Proceedings 2010 International Conference on Reconfigurable Computing and FPGAs (ReConFig 2010), P340, DOI 10.1109/ReConFig.2010.22
[10]  
Modarressi M, 2009, DES AUT TEST EUROPE, P566