Power Management Methods: From Specification and Modeling, to Techniques and Verification

被引:0
作者
Viswanath, Vinod [1 ]
Muralidhar, Rajeev [2 ]
Seshadri, Harinarayanan [2 ]
Narayan, Ananth S. [2 ]
机构
[1] Real Intent, 505 N Mathilda Ave,Suite 210, Sunnyvale, CA 94085 USA
[2] Intel Technol India Pvt Ltd, Bangalore, Karnataka, India
关键词
Low Power; Power Specification; Power Modeling; Low Power Optimizations; RTL Power Optimizations; Platform-Level Power Management; Dynamic Power Management; Survey;
D O I
10.1166/jolpe.2012.1199
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Performance, silicon area, and testability were the key design constraints to be met during the design of any digital VLSI system in the past. Increasingly, of late, power has received the same weight-age as a design constraint, primarily due to the enormous success of portable and handheld computing. In today's designs, power is the primary design constraint, with other constraints adapting themselves around the primary power number. This phenomenon has been true independent of the size of the system as power efficiency is a growing concern to all aspects of computing systems ranging from the very small, highly integrated System-on-a-Chip (SoC) based handheld devices to larger systems including servers, and many-core high performance computing systems. Handheld devices just cannot afford to get hot, nor have their batteries run out half-way through an emergency call. Data centers can no longer afford to contribute an observable share of the power consumption of the city. There are four key components to any power management system-specification, modeling/estimation, technique, and verification-the ability to precisely specify the power intent; to model the system and be able to experiment with possible options; to algorithmically or manually modify the design to improve power consumption; and, to check and provide guarantees that the functionality of the design is preserved. In this paper, we survey state-of-the-art methods for each of these four key components across all levels of design hierarchy, abstraction and implementation.
引用
收藏
页码:353 / 377
页数:25
相关论文
共 171 条
  • [1] Abraham JA, 2002, INT TEST CONF P, P194
  • [2] Precomputation-based sequential logic optimization for low power
    Alidina, Mazhar
    Monteiro, Jose
    Devadas, Srinivas
    Ghosh, Abhijit
    Papaefthymiou, Marios
    [J]. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 1994, 2 (04) : 426 - 436
  • [3] Anastasakis D, 2002, DES AUT CON, P305, DOI 10.1109/DAC.2002.1012640
  • [4] Power estimation techniques for FPGAs
    Anderson, JH
    Najm, FN
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2004, 12 (10) : 1015 - 1027
  • [5] Mitigating Amdahl's Law through EPI throttling
    Annavaram, M
    Grochowski, E
    Shen, J
    [J]. 32ND INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, PROCEEDINGS, 2005, : 298 - 309
  • [6] Babighian P., 2005, P ACM GREAT LAK S VL, P367
  • [7] Power optimization of technology-dependent circuits based on symbolic computation of logic implications
    Bahar, RI
    Lampe, ET
    Macii, E
    [J]. ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2000, 5 (03) : 267 - 293
  • [8] BAHAR RI, 1994, IEEE IC CAD, P368
  • [9] Bartolini A., 2011, P DATE 2011
  • [10] Benedetto F., 2011, 2011 International Conference on Localization and GNSS (ICL-GNSS), P1, DOI 10.1109/ICL-GNSS.2011.5955253