Reversible Realization of Quaternary Decoder, Multiplexer, and Demultiplexer Circuits

被引：0
|
作者：
Khan, Mozammel H. A. [1 ]
机构：
[1] East West Univ, Dept Comp Sci & Engn, 43 Mohakhali, Dhaka 1212, Bangladesh
来源：
ENGINEERING LETTERS | 2007年 / 15卷 / 02期
关键词：
Decoder; demultiplexer; multiple-valued logic; multiplexer; quaternary logic; reversible logic;
D O I：
暂无
中图分类号：
T [工业技术];
学科分类号：
08 ;
摘要：
A quaternary reversible circuit is more compact than the corresponding binary reversible circuit in terms of number of input/output lines required. Decoder, multiplexer, and demultiplexer are very important building blocks of digital systems. In this paper, we show reversible realization of these circuits using quaternary shift gates (QSG), quaternary controlled shift gates (QCSG), and quaternary Toffoli gates (QTG). We also show the realization of multi-digit QCSG and QTG using QSGs and QCSG.
引用
收藏
页数：5
相关论文
共 50 条
  • [11] Review of Quaternary Algebra & its Logic Circuits
    Naware, Nayan Kumar
    Khurge, Deepti S.
    Bhandari, S. U.
    1ST INTERNATIONAL CONFERENCE ON COMPUTING COMMUNICATION CONTROL AND AUTOMATION ICCUBEA 2015, 2015, : 969 - 973
  • [12] 50 GHz multiplexer and demultiplexer designs with on-chip testing
    Zheng, LZ
    Meng, XF
    Whiteley, S
    Van Duzer, T
    IEICE TRANSACTIONS ON ELECTRONICS, 2002, E85C (03) : 621 - 624
  • [13] High-performance plasmonic graphene-based multiplexer/demultiplexer
    Mohammadi, M.
    Soroosh, M.
    Farmani, A.
    Ajabi, S.
    DIAMOND AND RELATED MATERIALS, 2023, 139
  • [14] All-optical Reversible Multiplexer
    Maity, Goutam Kumar
    Chattopadhyay, Tanay
    Roy, Jitendra Nath
    Maity, Santi Prasad
    2009 4TH INTERNATIONAL CONFERENCE ON COMPUTERS AND DEVICES FOR COMMUNICATION (CODEC 2009), 2009, : 96 - +
  • [15] Plasmonic Coupler and Multiplexer/Demultiplexer Based on Nano-Groove-Arrays
    Aparna Udupi
    Sathish Kumar Madhava
    Plasmonics, 2021, 16 : 1685 - 1692
  • [16] Plasmonic Coupler and Multiplexer/Demultiplexer Based on Nano-Groove-Arrays
    Udupi, Aparna
    Madhava, Sathish Kumar
    PLASMONICS, 2021, 16 (05) : 1685 - 1692
  • [17] An optimal design of QCA based 2n:1/1:2n multiplexer/demultiplexer and its efficient digital logic realization
    Ahmad, Firdous
    MICROPROCESSORS AND MICROSYSTEMS, 2018, 56 : 64 - 75
  • [18] Quaternary Quantum/Reversible Half-Adder, Full-Adder, Parallel Adder and Parallel Adder/Subtractor Circuits
    Asma Taheri Monfared
    Majid Haghparast
    Kamalika Datta
    International Journal of Theoretical Physics, 2019, 58 : 2184 - 2199
  • [19] Quaternary Quantum/Reversible Half-Adder, Full-Adder, Parallel Adder and Parallel Adder/Subtractor Circuits
    Monfared, Asma Taheri
    Haghparast, Majid
    Datta, Kamalika
    INTERNATIONAL JOURNAL OF THEORETICAL PHYSICS, 2019, 58 (07) : 2184 - 2199
  • [20] Synthesis of quaternary reversible/quantum comparators
    Khan, Mozammel H. A.
    JOURNAL OF SYSTEMS ARCHITECTURE, 2008, 54 (10) : 977 - 982
12345