PARALLEL ALGORITHMS FOR CHIP PLACEMENT BY SIMULATED ANNEALING

被引：29
|
作者：
DAREMA, F
KIRKPATRICK, S
NORTON, VA
机构：
来源：
IBM JOURNAL OF RESEARCH AND DEVELOPMENT | 1987年 / 31卷 / 03期
关键词：
D O I：
10.1147/rd.313.0391
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
9
引用
收藏
页码：391 / 402
页数：12
相关论文
共 50 条
  • [1] Parallel simulated annealing algorithms for cell placement on hypercube multiprocessors
    Banerjee, Prithviraj
    Jones, Mark Howard
    Sargent, Jeff S.
    IEEE Transactions on Parallel and Distributed Systems, 1990, 1 (01) : 91 - 106
  • [2] PARALLEL STANDARD CELL PLACEMENT ALGORITHMS WITH QUALITY EQUIVALENT TO SIMULATED ANNEALING
    ROSE, JS
    SNELGROVE, WM
    VRANESIC, ZG
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1988, 7 (03) : 387 - 396
  • [3] Parallel simulated annealing algorithms
    Ram, DJ
    Sreenivas, TH
    Subramaniam, KG
    JOURNAL OF PARALLEL AND DISTRIBUTED COMPUTING, 1996, 37 (02) : 207 - 212
  • [4] Three parallel algorithms for simulated annealing
    Czech, ZJ
    PARALLEL PROCESSING APPLIED MATHEMATICS, 2002, 2328 : 210 - 217
  • [5] A PARALLEL SIMULATED ANNEALING ALGORITHM FOR THE PLACEMENT OF MACROCELLS
    CASOTTO, A
    ROMEO, F
    SANGIOVANNIVINCENTELLI, A
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1987, 6 (05) : 838 - 847
  • [6] Parallel Simulated Annealing Algorithms in Global Optimization
    Esin Onbaşoğlu
    Linet Özdamar
    Journal of Global Optimization, 2001, 19 : 27 - 50
  • [7] Parallel simulated annealing algorithms in global optimization
    Onbasoglu, E
    Özdamar, L
    JOURNAL OF GLOBAL OPTIMIZATION, 2001, 19 (01) : 27 - 50
  • [8] PARALLEL SIMULATED ANNEALING - ACCURACY VS SPEED IN PLACEMENT
    DURAND, MD
    IEEE DESIGN & TEST OF COMPUTERS, 1989, 6 (03): : 8 - 34
  • [9] Building block layout by parallel simulated annealing algorithms
    Luo, QL
    Hong, XL
    Dong, SQ
    Zhou, Q
    2004 INTERNATIONAL CONFERENCE ON COMMUNICATION, CIRCUITS, AND SYSTEMS, VOLS 1 AND 2: VOL 1: COMMUNICATION THEORY AND SYSTEMS - VOL 2: SIGNAL PROCESSING, CIRCUITS AND SYSTEMS, 2004, : 1262 - 1265
  • [10] Parallel hybrid adventures with simulated annealing and genetic algorithms
    Calaor, AE
    Hermosilla, AY
    Corpus, BO
    I-SPAN'02: INTERNATIONAL SYMPOSIUM ON PARALLEL ARCHITECTURES, ALGORITHMS AND NETWORKS, PROCEEDINGS, 2002, : 39 - 44
12345