A hierarchical run-time adaptive resource allocation framework for large-scale MPSoC systems

被引:0
作者
Wei Quan
Andy D. Pimentel
机构
[1] University of Amsterdam,
[2] National University of Defense Technology,undefined
来源
Design Automation for Embedded Systems | 2016年 / 20卷
关键词
Embedded systems; KPN; MPSoC; Task mapping; Simulation;
D O I
暂无
中图分类号
学科分类号
摘要
In the embedded computer system domain, MPSoC systems have become increasingly popular due to the ever-increasing performance demands of modern embedded applications. The number of processing elements in these MPSoCs also steadily increases. Whereas current MPSoCs still contain a limited number of processing elements, future MPSoCs will feature tens up to hundreds of (heterogeneous) processing elements that are all integrated on a single chip. On these future large-scale MPSoC systems, the mapping of applications onto the hardware resources plays an important role to fully explore the parallelism of applications. In this article, a hierarchical run-time adaptive resource allocation framework which uses an intelligent task remapping approach is proposed to improve the system performance for large-scale MPSoCs.
引用
收藏
页码:311 / 339
页数:28
相关论文
共 89 条
  • [1] Cannella E(2012)Adaptivity support for mpsocs based on process migration in polyhedral process networks VLSI Des 2 2-210
  • [2] Derin O(2002)Reconfigurable computing: a survey of systems and software ACM Comput Surv 34 171-815
  • [3] Meloni P(2009)System-scenario-based design of dynamic embedded systems ACM Trans Des Autom Electr Syst 14 3-19:35
  • [4] Tuveri G(2008)Challenges and opportunities in many-core computing Proc IEEE 96 808-33
  • [5] Stefanov T(2008)Task mapping and priority assignment for soft real-time applications under deadline miss ratio constraints ACM Trans Embed Comput Syst 7 19:1-880
  • [6] Compton K(2008)Run-time management of a mpsoc containing fpga fabric tiles IEEE Trans Very Large Scale Integr (VLSI) Syst 16 24-112
  • [7] Hauck S(2006)Scenario-oriented design for single-chip heterogeneous multiprocessors IEEE Trans VLSI Syst 14 868-112
  • [8] Gheorghita SV(2006)A systematic approach to exploring embedded system architectures at multiple abstraction levels IEEE Trans Comput 55 99-14:25
  • [9] Palkovic M(2006)A systematic approach to exploring embedded system architectures at multiple abstraction levels IEEE Trans Comput 55 99-588
  • [10] Hamers J(2015)A hybrid task mapping algorithm for heterogeneous mpsocs ACM Trans Embed Comput Syst 14 14:1-707