An edge-based dual adaptive decision feedback equalizer for Gbps serial links

被引：0
作者：
Alaa R. AL-Taee
Matthew Dolan
Fei Yuan
机构：
[1] Ryerson University,Department of Electrical and Computer Engineering
[2] Australian College of Kuwait,Department of Electronics
来源：
Analog Integrated Circuits and Signal Processing | 2017年 / 90卷
关键词：
Serial links; Decision feedback equalizers (DFEs); Edge DFE; CMOS circuits and systems;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
This paper presents an adaptive edge-DFE for 2PAM Gbps serial links. The optimal tap coefficients of the DFE are obtained by minimizing the jitter of received data. Reference voltage for generating DFE error signal is also obtained iteratively using an edge-DFE like algorithm. Issues critical to the proposed adaptive edge-DFE are examined in detail. The effectiveness of the proposed adaptive edge-DFE has been validated using a 5 Gbps serial link designed in a 65 nm 1.2 V CMOS technology. The effect of PVT (process, voltage, and temperature) variations on the performance of the proposed DFE has also been investigated. Simulation results demonstrate that the DFE is capable of opening completely closed data eyes when the DFE is absent. Equalized data have 55 % vertical-opening and 86.5 % horizontal eye-opening with 25 ns adaption time.
引用
收藏
页码：399 / 409
页数：10
相关论文
共 62 条
  • [1] Yuan F(2013)Design techniques for decision feedback equalization of multi-Gbp1s serial data links: A state-of-the-art review IET Circuits Devices and Systems 8 118-130
  • [2] Al-Taee A(2011)A single-loop SS-LMS algorithm with single-ended integrating DFE receiver for multi-drop DRAM interface IEEE Journal of Solid-State Circuits 46 2053-2063
  • [3] Ye A(2005)A multi-giga-bit backplane transceiver core in 0.13- IEEE Journal of Solid-State Circuits 40 2658-2666
  • [4] Sadr S(2012)m CMOS with a power-efficient equalization architecture IEEE Transactions on Circuits System II 59 226-230
  • [5] Cui H(2006)Decision feedback equalizer architectures with multiple continuous-time infinite impulse response filters IEEE Transactions Microwave Theory Techniques 54 4538-4547
  • [6] Lee J(2009)A 10 Gb/s reconfigurable CMOS equalizer employing a transition detector-based output monitoring technique for band-limited serial links IEEE Journal of Solid-State Circuits 44 1306-1315
  • [7] Jeon S(2008)A multi-standard 1.5 to 10 Gb/s latch-based 3-tap DFE receiver with a SSC tolerant CDR for serial backplane communication IEEE Journal of Solid-State Circuits 43 2929-2938
  • [8] Bae S(2014)A 40-Gb/s CDR circuit with adaptive decision-point control based on eye-opening monitor feedback IEEE Transactions on Very Large Scale Integration Systems 22 1209-1218
  • [9] Sohn Y(2008)New 2d eye-opening monitor for gbps serial links IEEE Journal of Solid-State Circuits 43 1436-1448
  • [10] Sim J(2008)A 0.2-2 Gb/s 6x OSR receiver using a digitally self-adaptive equalizer IEEE Journal of Solid-State Circuits 43 2157-2169
1234567