Switching Activity Minimization in Iterative LDPC Decoders

被引:0
作者
Brendan Crowley
Vincent Gaudet
机构
[1] University of Waterloo,Electrical & Computer Engineering
来源
Journal of Signal Processing Systems | 2012年 / 68卷
关键词
Density evolution; LDPC decoding; Low-power design; Switching activity;
D O I
暂无
中图分类号
学科分类号
摘要
LDPC codes can be designed to perform extremely close to the Shannon limit. Achieving such performance with high energy efficiency is now a main goal in the research community. This work combines knowledge of LDPC decoder message statistics, provided by density evolution, with knowledge of the physical implementation of decoders to predict switching activity in the decoder interconnect. In this work we provide results for the switching activity on the interconnect for fully parallel decoders. However, our model can be applied to partially parallel and serial implementations, and is not limited to interconnect. It is shown that switching activity can vary by as much as 300%, depending on several hardware design choices. Results of this work validate the usefulness of the presented model for providing designers with an understanding of how their decoder implementation choices affect power consumption for any size of LDPC code. This knowledge can be used for making design choices that minimize decoder power consumption very early in the hardware design process.
引用
收藏
页码:63 / 73
页数:10
相关论文
共 21 条
[1]  
Darabiha A(2008)Power reduction techniques for LDPC decoders IEEE Journal of Solid-State Circuits 43 1835-1845
[2]  
Chan Carusone A(2008)An 8.29 mm IEEE Journal of Solid-State Circuits 43 672-683
[3]  
Kschischang FR(1981) 52 mW multi-mode LDPC decoder design for mobile WiMAX system in 0.13 IEEE Transactions on Information Theory 27 533-547
[4]  
Shih X(2001)m CMOS process IEEE Communications Letters 5 58-60
[5]  
Zhan C(2006)A recursive approach to low complexity codes IEEE Transactions on Communications 54 61-70
[6]  
Lin C(1996)On the design of low-density parity-check codes within 0.0045 dB of the Shannon limit Electronics Letters 32 1645-670
[7]  
Wu A(2001)Dynamics and performance analysis of analog iterative decoding for low-density parity-check (LDPC) codes IEEE Transactions on Information Theory 47 657-618
[8]  
Tanner R(2001)Near Shannon limit performance of low density parity check codes IEEE Transactions on Information Theory 47 599-undefined
[9]  
Chung S(undefined)Analysis of sum-product decoding of low-density parity-check codes using a Gaussian approximation undefined undefined undefined-undefined
[10]  
Forney GD(undefined)The capacity of low-density parity-check codes under message-passing decoding undefined undefined undefined-undefined