共 21 条
[1]
Darabiha A(2008)Power reduction techniques for LDPC decoders IEEE Journal of Solid-State Circuits 43 1835-1845
[2]
Chan Carusone A(2008)An 8.29 mm IEEE Journal of Solid-State Circuits 43 672-683
[3]
Kschischang FR(1981) 52 mW multi-mode LDPC decoder design for mobile WiMAX system in 0.13 IEEE Transactions on Information Theory 27 533-547
[4]
Shih X(2001)m CMOS process IEEE Communications Letters 5 58-60
[5]
Zhan C(2006)A recursive approach to low complexity codes IEEE Transactions on Communications 54 61-70
[6]
Lin C(1996)On the design of low-density parity-check codes within 0.0045 dB of the Shannon limit Electronics Letters 32 1645-670
[7]
Wu A(2001)Dynamics and performance analysis of analog iterative decoding for low-density parity-check (LDPC) codes IEEE Transactions on Information Theory 47 657-618
[8]
Tanner R(2001)Near Shannon limit performance of low density parity check codes IEEE Transactions on Information Theory 47 599-undefined
[9]
Chung S(undefined)Analysis of sum-product decoding of low-density parity-check codes using a Gaussian approximation undefined undefined undefined-undefined
[10]
Forney GD(undefined)The capacity of low-density parity-check codes under message-passing decoding undefined undefined undefined-undefined