Smart grid security with AES hardware chip

被引：5

作者：

Kumar N. ^{[1
]}

Mishra V.M. ^{[2
]}

Kumar A. ^{[3
]}

机构：

[1] Department of Electronics and Communication Engineering, Uttarakhand Technical University, Dehradun

[2] Department of Electrical Engineering, Govind Ballabh Pant Engineering College, Pauri-Garhwal

[3] Department of Electronics, Instrumentation and Control Engineering, University of Petroleum and Energy Studies, Dehradun

来源：

International Journal of Information Technology | 2020年 / 12卷 / 1期

关键词：

AES algorithm; FPGA synthesis; Security; Smart grid communication;

D O I：

10.1007/s41870-018-0123-2

中图分类号：

学科分类号：

摘要：

Smart grid is the upgradation of the existing grid in terms of cost, communication infrastructure, internet of things and reliable technologies. In ambitious flagship programme of digital India-project an initiative of India, the potential fields of the missions are identified in the area are smart energy, smart grids, smart homes and smart cities. More than 100 smart cities are planned for information and communication technology driven solutions with big data analytics in India. The exponential growth in smart grids has given certain security risks, cyber threats and protection of stored data as Nation security. Smart Grids, comprising of several communication, monitoring intelligent, metering and electrical equipment used in power grid, have a greater exposure to grid security and cyber-attacks which are potentially disrupt distribution in a city. The paper discusses the electrical grid, challenges in smart grid and the use of Advanced Encryption Standard (AES) algorithm enable with field-programmable gate array (FPGA) hardware in smart grids. The AES encryption and decryption chip is designed in Xilinx ISE 14.2 software, synthesized on SPARTAN-3E FPGA and verified with some test cases to ensure that AES can be employed in smart grid security and communication infrastructure. © 2018, Bharati Vidyapeeth's Institute of Computer Applications and Management.

引用

页码：49 / 55

页数：6

共 19 条

[1]

Bari A., Jiang J., Saad W., Jaekel A., Challenges in the smart grid applications: an overview. Ataul Hindawi Publishing Corporation, Int J Distrib Sensor Netw, (2014)

[2]

Deshpande A.M., Deshpande M.S., Kayatanavar D.N., FPGA implementation of AES encryption and decryption, International Conference on Control, Automation, Communication and Energy Conservation (INCACEC 2009). IEEE, pp. 1-6, (2009)

[3]

Hodjat A., Verbauwhede I., Area-throughput trade-offs for fully pipelined 30 to 70 Gbits/s AES processors, IEEE Trans Comput, 55, pp. 366-372, (2006)

[4]

Daemen J., Rijmen V., The design of Rijndael: AES-the advanced encryption standard, (2013)

[5]

Fadel E., Gungor V.C., Nassef L., Nadine A., Abbas Malik M.G., A survey on wireless sensor networks for smart grid, Comput Netw Elsevier, 71, pp. 22-33, (2015)

[6]

Beidou F.B., Morsi W.G., Diduch C.P., Chang L., Smart grid: Challenges, research directions and possible solutions, IEEE International Symposium on Power Electronics for Distributed Generation Systems, IEEE Xplorer, pp. 670-672, (2010)

[7]

Hammad I., Sankary K.E., Masry E.E., High-speed AES encryptor with efficient merging techniques, IEEE Embed Syst Lett, 2, 3, pp. 67-71, (2010)

[8]

Dyken J.V., Delgado-Frias J.G., FPGA schemes for minimizing the power-throughput trade-off in executing the advanced encryption standard algorithm, J Syst Architect, 56, 2-3, pp. 116-123, (2010)

[9]

Chhaya L., Sharma P., Bhagwatikar G., Kumar A., Wireless sensor network based smart grid communications: cyber attacks, intrusion detection system and topology control, Electronics, 6, pp. 1-22, (2017)

[10]

Chhaya L., Sharma P., Kumar A., Bhagwikar G., Communication theories and protocols for smart grid hierarchical network, JEEE, 10, (2017)

← 1 2 →