共 49 条
[1]
Boullis N.(2005)Some optimizations of hardware multiplication by constant matrices IEEE Trans. Comput. 54 1271-1282
[2]
Tisserand T.(1991)Primitive operator digital filters IEE Proc. G 138 401-412
[3]
Bull D.R.(1995)Use of minimum-adder multiplier blocks in FIR digital filters IEEE Trans. Circuits Syst. II 42 569-577
[4]
Horrocks D.H.(2007)Lower bounds for constant multiplication problems IEEE Trans. Circuits Syst. II 54 974-978
[5]
Dempster A.G.(1996)Subexpression sharing in filters using canonic signed digit multipliers IEEE Trans. Circuits Syst. II 43 677-688
[6]
Macleod M.D.(1993)Willson, Jr., A.N., The design of two-channel lattice structure perfect-reconstruction filter banks using power-of-two coefficients IEEE Trans. Circuits Syst. I 40 497-499
[7]
Gustafsson O.(2001)FIR filter synthesis algorithms for minimizing the delay and the number of adders IEEE Trans. Circuits Syst. II 48 770-777
[8]
Hartley R.I.(1980)Design of optimal finite wordlength FIR digital filters using integer programming techniques IEEE Trans. Acoust. Speech Signal Process. ASSP-28 304-308
[9]
Horng B.-R.(1990)Design of discrete-coefficient-value linear phase FIR filters with optimum normalized peak ripple magnitude IEEE Trans. Circuits Syst. 37 1480-1486
[10]
Samueli H.(1983)Discrete coefficient FIR digital filter design based upon an LMS criteria IEEE Trans. Circuits Syst. 30 723-739