Multithreaded processors

被引：0
作者：
Arun V. [1 ]
机构：
[1] Barak Hostel, IIT, Guwwahati, Amingaon Guwahati
来源：
Resonance | 2015年 / 20卷 / 9期
关键词：
Multithreading; pipelined processors; processor architecture; processor parallelism;
D O I：
10.1007/s12045-015-0242-z
中图分类号：
学科分类号：
摘要：
In this article, we describe the constraints faced by modern computer designers due to operating speed mismatch between processors and memory units and some of the solutions adopted for overcoming them. We also give simple analytical models to give a basic understanding of the strengths and weaknesses of the various methods discussed. © 2015, Indian Academy of Sciences.
引用
收藏
页码：844 / 855
页数：11
相关论文
共 7 条
  • [1] Moore G.E., Progress in Digital Integrated Electronics, JEEE International Electron Devices Meeting, pp. 11-13, (1975)
  • [2] Wulf W.A., McKee S.A., Hitting the memory wall: implications of the obvious, ACM SIGARCH Computer Architecture News, 1, pp. 20-24, (1995)
  • [3] Tullsen D.M., Eggers S.J., Levy H.M., Simultaneous multithreading: Maximizing on-chip parallelism, ACM SIGARCH Computer Architecture News, 23, 2, (1995)
  • [4] Eggers S.J., Et al., Simultaneous multithreading: A platform for nextgeneration processors, Micro, IEEE, 17, 5, pp. 12-19, (1997)
  • [5] Chandra D., Et al., Predicting interthread cache contention on a chip multiprocessor architecture, High Performance Computer Architecture, (2005)
  • [6] Chen X.E., Aamodt T.M., A first-order fine grained multithreaded throughput model, High Performance Computer Architecture, 2009. HPCA 2009, IEEE 15th International Symposium on IEEE, (2009)
  • [7] Hennessy J.L., Patterson D.A., Computer architecture: a quantitative approach, Elsevier, (2012)
1