Towards Low-Power On-chip Auditory Processing

被引:0
|
作者
Sourabh Ravindran
Paul Smith
David Graham
Varinthira Duangudom
David V. Anderson
Paul Hasler
机构
[1] Georgia Institute of Technology,Department of Electrical and Computer Engineering
关键词
low power; noise suppression; classification; speech recognition; cooperative analog-digital; feature extraction;
D O I
暂无
中图分类号
学科分类号
摘要
Machine perception is a difficult problem both from a practical or implementation point of view as well as from a theoretical or algorithm point of view. Machine perception systems based on biological perception systems show great promise in many areas but they often have processing requirements and/or data flow requirements that are difficult to implement, especially in small or low-power systems. We propose a system design approach that makes it possible to implement complex functionality using cooperative analog-digital signal processing to lower-power requirements dramatically over digital-only systems, as well as provide an architecture facilitating the development of biologically motivated perception systems. We show the architecture and application development approach. We also present several reference systems for speech recognition, noise suppression, and audio classification.
引用
收藏
相关论文
共 50 条
  • [41] Formal derivation of optimal active shielding for low-power on-chip buses
    IEEE
    不详
    不详
    不详
    不详
    不详
    不详
    不详
    1600, 821-835 (May 2006):
  • [42] Formal derivation of optimal active shielding for low-power on-chip buses
    Ghoneima, M
    Ismail, YI
    Khellah, MM
    Tschanz, JW
    De, V
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2005, 25 (05) : 821 - 836
  • [43] Formal derivation of optimal active shielding for low-power on-chip buses
    Ghoneima, M
    Ismail, Y
    ICCAD-2004: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, IEEE/ACM DIGEST OF TECHNICAL PAPERS, 2004, : 800 - 807
  • [44] Low-power wireless on-chip microparticle manipulation with process variation compensation
    Kishiwada, Yasushi
    Iwasaki, Hirosuke
    Ueda, Shun
    Dei, Yoshiaki
    Miyawaki, Yusuke
    Matsuoka, Toshimasa
    IEICE ELECTRONICS EXPRESS, 2013, 10 (13):
  • [45] A Case of On-Chip Memory Subsystem Design for Low-Power CNN Accelerators
    Wang, Ying
    Li, Huawei
    Li, Xiaowei
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2018, 37 (10) : 1971 - 1984
  • [46] Novel surface-micromachined low-power fuses for on-chip calibration
    Maier-Schneider, D
    Kolb, S
    Winkler, B
    Werner, WM
    SENSORS AND ACTUATORS A-PHYSICAL, 2002, 97-8 : 173 - 178
  • [47] Low-power on-chip bus architecture using dynamic relative delays
    Ghoneima, M
    Ismail, Y
    IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2004, : 233 - 236
  • [48] Serial-Link Bus: A Low-Power On-Chip Bus Architecture
    Ghoneima, Maged
    Ismail, Yehea
    Khellah, Muhammad M.
    Tschanz, James
    De, Vivek
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2009, 56 (09) : 2020 - 2032
  • [49] Analysis of pulse signaling for low-power on-chip global bus design
    Chen, Min
    Cao, Yu
    ISQED 2006: PROCEEDINGS OF THE 7TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, 2006, : 401 - +
  • [50] Low-power and high-performance adaptive routing in on-chip networks
    Dong Xiang
    Qunyang Pan
    CCF Transactions on High Performance Computing, 2019, 1 : 92 - 110