Towards Low-Power On-chip Auditory Processing

被引:0
|
作者
Sourabh Ravindran
Paul Smith
David Graham
Varinthira Duangudom
David V. Anderson
Paul Hasler
机构
[1] Georgia Institute of Technology,Department of Electrical and Computer Engineering
关键词
low power; noise suppression; classification; speech recognition; cooperative analog-digital; feature extraction;
D O I
暂无
中图分类号
学科分类号
摘要
Machine perception is a difficult problem both from a practical or implementation point of view as well as from a theoretical or algorithm point of view. Machine perception systems based on biological perception systems show great promise in many areas but they often have processing requirements and/or data flow requirements that are difficult to implement, especially in small or low-power systems. We propose a system design approach that makes it possible to implement complex functionality using cooperative analog-digital signal processing to lower-power requirements dramatically over digital-only systems, as well as provide an architecture facilitating the development of biologically motivated perception systems. We show the architecture and application development approach. We also present several reference systems for speech recognition, noise suppression, and audio classification.
引用
收藏
相关论文
共 50 条
  • [21] Low-Power Reconfigurable Network Architecture for On-Chip Photonic Interconnects
    Artundo, I.
    Heirman, W.
    Debaes, C.
    Loperena, M.
    Van Campenhout, J.
    Thienpont, H.
    2009 17TH IEEE SYMPOSIUM ON HIGH-PERFORMANCE INTERCONNECTS (HOTI 2009), 2009, : 163 - +
  • [22] An adaptive low-power control scheme for on-chip network applications
    Hsu, Chun-Lung
    Cheng, Chang-Hsin
    Huang, Yu-Sheng
    Chen, Chih-Jung
    2006 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, 2006, : 113 - +
  • [23] On-chip voltage down converter for low-power digital system
    Jou, SJ
    Chen, TS
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 1998, 45 (05): : 617 - 625
  • [24] Low-power crosstalk avoidance encoding for on-chip data buses
    Zhang, Qingli
    Wang, Jinxiang
    Ye, Yizheng
    2006 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, 2006, : 1611 - +
  • [25] Low-power and Real-time Computer Vision On-chip
    Pang, Wei
    Huang, Hantao
    An, Fengwei
    Yu, Hao
    2016 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2016, : 43 - 44
  • [26] Precharged SRAM cell for ultra low-power on-chip cache
    Aly, RE
    Bayoumi, MA
    IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2005, : 95 - 98
  • [27] Low Power Design for On-chip Networking Processing System
    Jin, Jie
    Sun, Lingling
    Guo, Feng
    Wang, Xiaojun
    2015 28TH IEEE INTERNATIONAL SYSTEM-ON-CHIP CONFERENCE (SOCC), 2015, : 154 - 159
  • [28] Low-cost low-power UHF RFID tag with on-chip antenna
    奚经天
    闫娜
    车文毅
    徐琮辉
    王肖
    杨玉庆
    菅洪彦
    闵昊
    半导体学报, 2009, 30 (07) : 135 - 140
  • [29] Low-cost low-power UHF RFID tag with on-chip antenna
    Xi Jingtian
    Yan Na
    Che Wenyi
    Xu Conghui
    Wang Xiao
    Yang Yuqing
    Jian Hongyan
    Min Hao
    JOURNAL OF SEMICONDUCTORS, 2009, 30 (07)
  • [30] On-chip DC-DC voltage down converter for low-power IC chip
    Zhou, QN
    Yu, MY
    2005 6th International Conference on ASIC Proceedings, Books 1 and 2, 2005, : 389 - 392