Towards Low-Power On-chip Auditory Processing

被引:0
|
作者
Sourabh Ravindran
Paul Smith
David Graham
Varinthira Duangudom
David V. Anderson
Paul Hasler
机构
[1] Georgia Institute of Technology,Department of Electrical and Computer Engineering
关键词
low power; noise suppression; classification; speech recognition; cooperative analog-digital; feature extraction;
D O I
暂无
中图分类号
学科分类号
摘要
Machine perception is a difficult problem both from a practical or implementation point of view as well as from a theoretical or algorithm point of view. Machine perception systems based on biological perception systems show great promise in many areas but they often have processing requirements and/or data flow requirements that are difficult to implement, especially in small or low-power systems. We propose a system design approach that makes it possible to implement complex functionality using cooperative analog-digital signal processing to lower-power requirements dramatically over digital-only systems, as well as provide an architecture facilitating the development of biologically motivated perception systems. We show the architecture and application development approach. We also present several reference systems for speech recognition, noise suppression, and audio classification.
引用
收藏
相关论文
共 50 条
  • [1] Towards low-power on-chip auditory processing
    Ravindran, S
    Smith, P
    Graham, D
    Duangudom, V
    Anderson, DV
    Hasler, P
    EURASIP JOURNAL ON APPLIED SIGNAL PROCESSING, 2005, 2005 (07) : 1082 - 1092
  • [2] A low-power on-chip LDO with advanced reference buffer
    Qu, Xi
    Zhou, Ze-kun
    Zhang, Bo
    IEICE ELECTRONICS EXPRESS, 2014, 11 (20):
  • [3] A Low-Power On-Chip Calibration Technique for Pipelined ADCs
    Peng, Xizhu
    Mao, Zuowei
    Gao, Ang
    Che, Laishen
    Tang, He
    2017 IEEE 12TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2017, : 612 - 615
  • [4] Low-power wireless on-chip microparticle manipulation system
    Dei, Yoshiaki
    Kishiwada, Yasushi
    Yamane, Rie
    Inoue, Taisuke
    Matsuoka, Toshimasa
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2015, 54 (04)
  • [5] On-Chip Bus Serialization Method for Low-Power Communications
    Lee, Jaesung
    ETRI JOURNAL, 2010, 32 (04) : 540 - 547
  • [6] An adaptive low-power transmission scheme for on-chip networks
    Worm, F
    Thiran, P
    Lenne, P
    De Micheli, G
    ISSS'02: 15TH INTERNATIONAL SYMPOSIUM ON SYSTEM SYNTHESIS, 2002, : 92 - 100
  • [7] On-chip passive optical diode with low-power consumption
    Liu, Li
    Yue, Jin
    Fan, Xiaokang
    Xue, Wei
    OPTICS EXPRESS, 2018, 26 (25): : 33463 - 33472
  • [8] A Low-Latency and Low-Power Hybrid Scheme for On-Chip Networks
    Jiang, Guoyue
    Li, Zhaolin
    Wang, Fang
    Wei, Shaojun
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2015, 23 (04) : 664 - 677
  • [9] A low-power integrated smart sensor with on-chip real-time image processing capabilities
    Barbaro, M
    Raffo, L
    EURASIP JOURNAL ON APPLIED SIGNAL PROCESSING, 2005, 2005 (07) : 1062 - 1070
  • [10] A Low-Power Integrated Smart Sensor with on-Chip Real-Time Image Processing Capabilities
    Massimo Barbaro
    Luigi Raffo
    EURASIP Journal on Advances in Signal Processing, 2005