Uneven memory regulation for scheduling IMA applications on multi-core platforms

被引:0
作者
Muhammad Ali Awan
Pedro F. Souto
Benny Akesson
Konstantinos Bletsas
Eduardo Tovar
机构
[1] CISTER Research Centre and ISEP,FEUP
[2] Polytechnic Institute of Porto,Faculty of Engineering and CISTER Research Centre
[3] University of Porto,undefined
[4] ESI (TNO),undefined
来源
Real-Time Systems | 2019年 / 55卷
关键词
Safety critical systems; Real-time scheduling; IMA applications; Uneven memory bandwidth; Single core equivalence; Server-based scheduling;
D O I
暂无
中图分类号
学科分类号
摘要
The adoption of multi-cores for mixed-criticality systems has fueled research on techniques for providing scheduling isolation guarantees to applications of different criticalities. These are especially hard to provide in the presence of contention in shared resources of the system, such as buses and DRAMs. The state-of-the-art Single-Core Equivalence (SCE) framework improves timing isolation by enforcing periodic memory access budgets per core, which allows computing safe stall delays for the cores as input to the schedulability analysis. In this work, we extend the theoretical toolkit for this state-of-the-art framework by considering EDF and server-based scheduling, instead of partitioned fixed-priority scheduling which SCE has assumed so far. A second extension to the theory of SCE consists in additionally allowing memory access budgets to be uneven and defined on a per-server basis, rather than just on a per-core basis, which is what was supported until now. This added flexibility allows better memory bandwidth efficiency, especially when servers with dissimilar memory access requirements co-exist on a given core, and this in turn improves schedulability. Finally, we also formulate an Integer-Linear Programming Model (ILP) guaranteed to find a feasible mapping of a given set of servers to processors, including their execution time and memory access budgets, if such a mapping exists. Our experiments with synthetic task sets confirm that considerable improvement in schedulability can result from the use of per-server memory access budgets under the SCE framework.
引用
收藏
页码:248 / 292
页数:44
相关论文
共 17 条
[1]  
Behnam M(2013)Multi-core composability in the face of memory-bus contention ACM SIGBED Rev. 10 35-42
[2]  
Inam R(2009)Measuring the performance of schedulability tests J Real-Time Syst 30 129-154
[3]  
Nolte T(2014)Unified overhead-aware schedulability analysis for slot-based task-splitting J Real Time Syst 50 680-735
[4]  
Sjödin M(2016)Schedulability analysis for memory bandwidth regulated multicore real-time systems IEEE Trans Comput 65 601-614
[5]  
Bini E(undefined)undefined undefined undefined undefined-undefined
[6]  
Buttazzo G(undefined)undefined undefined undefined undefined-undefined
[7]  
Sousa PB(undefined)undefined undefined undefined undefined-undefined
[8]  
Bletsas K(undefined)undefined undefined undefined undefined-undefined
[9]  
Tovar E(undefined)undefined undefined undefined undefined-undefined
[10]  
Souto P(undefined)undefined undefined undefined undefined-undefined