Optimization of Reversible Circuits Using Gate Pair Classification

被引:0
作者
P. Sai Phaneendra
Chetan Vudadha
M. B. Srinivas
机构
[1] Mediatek, Bangalore
[2] EEE Department, BITS-Pilani, Hyderabad Campus, Hyderabad
关键词
Optimization; Optimization Techniques; Reduction Rules; Reversible Logic; Synthesis;
D O I
10.1007/s42979-021-00900-5
中图分类号
学科分类号
摘要
Research on reversible logic gained momentum in the past decade owing to its utility in emerging areas such as quantum computing, optical computing and low power circuit implementation, etc. Reversible circuits synthesized using existing techniques often tend to be sub-optimal; thus, post-synthesis optimization techniques are usually employed to reduce the ‘circuit cost’, a metric used to compare the reversible circuits. In this paper, a set of optimization techniques is proposed to minimize the circuit cost. These techniques rely on classifying a pair of reversible gates in a given circuit based on their structural similarity. An algorithm that maps the classifications with the optimization techniques to improve the cost of a circuit is also proposed. Results obtained for a set of benchmark reversible circuits confirm that the proposed methodology performs better in terms of circuit cost when compared to those available in the literature. © The Author(s), under exclusive licence to Springer Nature Singapore Pte Ltd 2021.
引用
收藏
相关论文
共 35 条
[1]  
Nielsen M.A., Chuang I.L., Quantum computation and quantum information, (2010)
[2]  
Cuykendall R., Andersen D.R., Reversible optical computing circuits, Opt Lett, 12, 7, pp. 542-544, (1987)
[3]  
Ciapurin I., Glebov L., Smirnov V., A scheme for efficient quantum computation with linear optics, Phys Rev Lett, 86, 22, (2001)
[4]  
Gao W.-B., Et al., Experimental realization of a controlled-NOT gate with four-photon six-qubit cluster states, Phys Rev Lett, 104, 2, (2010)
[5]  
Landauer R., Irreversibility and heat generation in the computing process, IBM J Res Dev, 5, 3, pp. 183-191, (1961)
[6]  
Bennett C.H., Logical reversibility of computation, IBM J Res Dev, 17, 6, pp. 525-532, (1973)
[7]  
Wille R., Drechsler R., Osewold C., Garcia-Ortiz A., Automatic design of low-power encoders using reversible circuit synthesis, DATE ’12, pp. 1036-1041, (2012)
[8]  
Saeedi M., Markov I.L., Synthesis and optimization of reversible circuits—a survey, ACM Comput Surveys (CSUR), 45, 2, (2013)
[9]  
Wille R., Drechsler R., Towards a design flow for reversible logic, (2010)
[10]  
Maslov D., Dueck G.W., Miller D.M., Techniques for the synthesis of reversible Toffoli networks, ACM Trans. Des. Autom. Electron. Syst, (2007)