Performance-aware cache management for energy-harvesting nonvolatile processors

被引:0
|
作者
Yan Wang
Kenli Li
Xia Deng
Keqin Li
机构
[1] Guangzhou University,School of Computer Science and Cyber Engineering
[2] Hunan University,College of Information Science and Engineering
[3] State University of New York,Department of Computer Science
来源
关键词
Backup; Energy harvesting; High performance; Nonvolatile processors (NVPs);
D O I
暂无
中图分类号
学科分类号
摘要
With the increasing popularity of wearable, implantable, and Internet of Things devices, energy-harvesting nonvolatile processors (NVPs) have become promising alternative platforms due to their durability when running on an intermittent power supply. To address the problem of an intermittent power supply, backing up of volatile data into a nonvolatile cache has been proposed to avoid the frequent need to restart the program from the beginning. However, the penalties incurred by frequent backup and recovery operations significantly degrade the system performance and waste considerable energy resources. Moreover, the increasing amounts of data to be processed pose critical challenges in energy-harvesting NVP platforms with tight energy and latency budgets. To further improve the performance of NVPs, this article adopts a retention state that can enable a system to retain data in a volatile cache to wait for power recovery instead of backing up data immediately. Based on the retention time, we propose a performance-aware cache management scheme and a pre-backup method to improve the system performance and energy utilization while guaranteeing successful backup. The pre-backup method is also optimized by retaining data in a volatile cache when receiving a high voltage warning. In particular, the nonvolatile memory (NVM) compression technique is introduced to achieve the goal of minimizing power failures and maximizing system performance. Moreover, the security problems in the sleep state are discussed with regard to the NVM compression technique to guarantee the NVP’s security. We evaluate the performance and energy consumption of our proposed algorithms in comparison with the dual-threshold scheme. The experimental results show that compared with the dual-threshold scheme, the proposed algorithms together can achieve a 52.6% energy reduction and a 13.72% performance improvement on average.
引用
收藏
页码:3425 / 3447
页数:22
相关论文
共 50 条
  • [1] Performance-aware cache management for energy-harvesting nonvolatile processors
    Wang, Yan
    Li, Kenli
    Deng, Xia
    Li, Keqin
    JOURNAL OF SUPERCOMPUTING, 2022, 78 (03): : 3425 - 3447
  • [2] PATH: Performance-Aware Task Scheduling for Energy-Harvesting Nonvolatile Processors
    Li, Jinyang
    Liu, Yongpan
    Li, Hehe
    Yuan, Zhe
    Fu, Chenchen
    Yue, Jinshan
    Feng, Xiaoyu
    Xue, Chun Jason
    Hu, Jingtong
    Yang, Huazhong
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2018, 26 (09) : 1671 - 1684
  • [3] Performance-oriented cache management scheme based on a retention state for energy-harvesting nonvolatile processors
    Wang, Yan
    Fang, Henian
    Long, Linbo
    Liu, Jinhui
    FUTURE GENERATION COMPUTER SYSTEMS-THE INTERNATIONAL JOURNAL OF ESCIENCE, 2022, 129 : 90 - 98
  • [4] Performance-Aware Task Scheduling for Energy Harvesting Nonvolatile Processors Considering Power Switching Overhead
    Li, Hehe
    Liu, Yongpan
    Fu, Chenchen
    Xue, Chun Jason
    Xiang, Donglai
    Yue, Jinshan
    Li, Jinyang
    Zhang, Daming
    Hu, Jingtong
    Yang, Huazhong
    2016 ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2016,
  • [5] Communication-Aware Task Scheduling for Energy-Harvesting Nonvolatile Processors
    Wang, Yan
    Liu, Jinhui
    Hu, Jingtong
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2020, 28 (08) : 1796 - 1806
  • [6] TVTAC: Triple Voltage Threshold Approximate Cache for Energy Harvesting Nonvolatile Processors
    Hosseininia, Mohammad
    Salahvarzi, Arash
    Monazzah, Amir Mahdi Hosseini
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2024, 43 (12) : 4546 - 4557
  • [7] Checkpointing-Aware Loop Tiling for Energy Harvesting Powered Nonvolatile Processors
    Li, Fuyang
    Qiu, Keni
    Zhao, Mengying
    Hu, Jingtong
    Liu, Yongpan
    Guan, Yong
    Xue, Chun Jason
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2019, 38 (01) : 15 - 28
  • [8] Sudden Power-Outage Resilient In-Processor Checkpointing for Energy-Harvesting Nonvolatile Processors
    Onizawa, Naoya
    Mochizuki, Akira
    Tamakoshi, Akira
    Hanyu, Takahiro
    IEEE TRANSACTIONS ON EMERGING TOPICS IN COMPUTING, 2017, 5 (02) : 151 - 163
  • [9] Pearl: Performance-Aware Wear Leveling for Nonvolatile FPGAs
    Zhang, Hao
    Liu, Ke
    Zhao, Mengying
    Shen, Zhaoyan
    Cai, Xiaojun
    Jia, Zhiping
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2021, 40 (02) : 274 - 286
  • [10] Performance-aware power management in embedded controllers with multiple-voltage processors
    College of Computer Science and Technology, Zhejiang University, Hangzhou 310027, China
    不详
    不详
    不详
    Inf. Technol. J., 2008, 6 (942-947): : 942 - 947