Efficient distributed SAT and SAT-based distributed Bounded Model Checking

被引:4
作者
Malay K. Ganai
Aarti Gupta
Zijiang Yang
Pranav Ashar
机构
[1] NEC Laboratories America,
关键词
BMC; SAT; Distributed-SAT; Parallel SAT; Formal Verification; Model Checking;
D O I
10.1007/s10009-005-0203-z
中图分类号
学科分类号
摘要
SAT-based Bounded Model Checking (BMC), though a robust and scalable verification approach, still is computationally intensive, requiring large memory and time. Even with the recent development of improved SAT solvers, the memory limitation of a single server rather than time can become a bottleneck for doing deeper BMC search for large designs. Distributing computing requirements of BMC over a network of workstations can overcome the memory limitation of a single server, albeit at increased communication cost. In this paper, we present (a) a method for distributed SAT over a network of workstations using a Master/Client model where each Client workstation has an exclusive partition of the SAT problem and uses knowledge of partition topology to communicate with other Clients, (b) a method for distributing SAT-based BMC using the distributed SAT. For the sake of scalability, at no point in the BMC computation does a single workstation have all the information. We experimented on a network of heterogeneous workstations interconnected with a standard Ethernet LAN. To illustrate, on an industrial design with ∼13 K FFs and ∼0.5 million gates, the non-distributed BMC on a single workstation (with 4 GB memory) ran out of memory after reaching a depth of 120; on the other hand, our SAT-based distributed BMC over 5 similar workstations was able to go up to 323 steps with a communication overhead of only 30%.
引用
收藏
页码:387 / 396
页数:9
相关论文
共 50 条
[31]   A SAT-Based Planning Approach for Finding Logical Attacks on Cryptographic Protocols [J].
Aribi, Noureddine ;
Lebbah, Yahia .
INTERNATIONAL JOURNAL OF INFORMATION SECURITY AND PRIVACY, 2020, 14 (04) :1-21
[32]   On the completeness of bounded model checking for threshold-based distributed algorithms: Reachability [J].
Konnov, Igor ;
Veith, Helmut ;
Widder, Josef .
INFORMATION AND COMPUTATION, 2017, 252 :95-109
[33]   SAT-based Abstraction Refinement for Real-time Systems [J].
Kemper, Stephanie ;
Platzer, Andre .
ELECTRONIC NOTES IN THEORETICAL COMPUTER SCIENCE, 2007, 182 (SPEC. ISS.) :107-122
[34]   Efficient software product-line model checking using induction and a SAT solver [J].
Fei He ;
Yuan Gao ;
Liangze Yin .
Frontiers of Computer Science, 2018, 12 :264-279
[35]   Efficient software product-line model checking using induction and a SAT solver [J].
He, Fei ;
Gao, Yuan ;
Yin, Liangze .
FRONTIERS OF COMPUTER SCIENCE, 2018, 12 (02) :264-279
[36]   Reducing Interpolant Circuit Size Through SAT-Based Weakening [J].
Cabodi, G. ;
Camurati, P. E. ;
Palena, M. ;
Pasini, P. ;
Vendraminetto, D. .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2020, 39 (07) :1524-1531
[37]   Research advances in SAT-based error localization methods on circuits [J].
Zhang, Jianmin ;
Li, Tiejun ;
Zhang, Jun ;
Li, Sikun .
Guofang Keji Daxue Xuebao/Journal of National University of Defense Technology, 2014, 36 (02) :81-86
[38]   Semi-formal verification of the steady state behavior of mixed-signal circuits by SAT-based property checking [J].
Schoenherr, Jens ;
Freibothe, Martin ;
Straube, Bernd ;
Bormann, Joerg .
THEORETICAL COMPUTER SCIENCE, 2008, 404 (03) :293-307
[39]   Teaching Rigorous Distributed Systems With Efficient Model Checking [J].
Michael, Ellis ;
Woos, Doug ;
Anderson, Thomas ;
Ernst, Michael D. ;
Tatlock, Zachary .
PROCEEDINGS OF THE FOURTEENTH EUROSYS CONFERENCE 2019 (EUROSYS '19), 2019,
[40]   Towards SAT-based BMC for LTLK over Interleaved Interpreted Systems [J].
Penczek, Wojciech ;
Wozna-Szczesniak, Bozena ;
Zbrzezny, Andrzej .
FUNDAMENTA INFORMATICAE, 2012, 119 (3-4) :373-392