Efficient distributed SAT and SAT-based distributed Bounded Model Checking

被引:4
作者
Malay K. Ganai
Aarti Gupta
Zijiang Yang
Pranav Ashar
机构
[1] NEC Laboratories America,
关键词
BMC; SAT; Distributed-SAT; Parallel SAT; Formal Verification; Model Checking;
D O I
10.1007/s10009-005-0203-z
中图分类号
学科分类号
摘要
SAT-based Bounded Model Checking (BMC), though a robust and scalable verification approach, still is computationally intensive, requiring large memory and time. Even with the recent development of improved SAT solvers, the memory limitation of a single server rather than time can become a bottleneck for doing deeper BMC search for large designs. Distributing computing requirements of BMC over a network of workstations can overcome the memory limitation of a single server, albeit at increased communication cost. In this paper, we present (a) a method for distributed SAT over a network of workstations using a Master/Client model where each Client workstation has an exclusive partition of the SAT problem and uses knowledge of partition topology to communicate with other Clients, (b) a method for distributing SAT-based BMC using the distributed SAT. For the sake of scalability, at no point in the BMC computation does a single workstation have all the information. We experimented on a network of heterogeneous workstations interconnected with a standard Ethernet LAN. To illustrate, on an industrial design with ∼13 K FFs and ∼0.5 million gates, the non-distributed BMC on a single workstation (with 4 GB memory) ran out of memory after reaching a depth of 120; on the other hand, our SAT-based distributed BMC over 5 similar workstations was able to go up to 323 steps with a communication overhead of only 30%.
引用
收藏
页码:387 / 396
页数:9
相关论文
共 50 条
[21]   Bounded model checking of software using SMT solvers instead of SAT solvers [J].
Armando A. ;
Mantovani J. ;
Platania L. .
International Journal on Software Tools for Technology Transfer, 2009, 11 (01) :69-83
[22]   Bounded model checking distributed temporal logic [J].
Peres, Augusto ;
Ramos, Jaime ;
Dionisio, Francisco .
JOURNAL OF LOGIC AND COMPUTATION, 2023, 33 (05) :1022-1059
[23]   Efficient Verified (UN)SAT Certificate Checking [J].
Lammich, Peter .
JOURNAL OF AUTOMATED REASONING, 2020, 64 (03) :513-532
[24]   Efficient Verified (UN)SAT Certificate Checking [J].
Peter Lammich .
Journal of Automated Reasoning, 2020, 64 :513-532
[25]   SAT-based verification for timed component connectors [J].
Kemper, S. .
SCIENCE OF COMPUTER PROGRAMMING, 2012, 77 (7-8) :779-798
[26]   SAT-based Verification for Timed Component Connectors [J].
Kemper, Stephanie .
ELECTRONIC NOTES IN THEORETICAL COMPUTER SCIENCE, 2009, 255 :103-118
[27]   Dynamic abstraction using SAT-based BMC [J].
Zhang, L ;
Prasad, MR ;
Hsiao, MS ;
Sidle, T .
42ND DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2005, 2005, :754-757
[28]   Enhance SAT Conflict Analysis for Model Checking [J].
Jing, Ming-e ;
Chen, Gengshen ;
Yin, Wenbo ;
Zhou, Dian .
2009 IEEE 8TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2009, :686-+
[29]   A survey of recent advances in SAT-based formal verification [J].
Prasad M.R. ;
Biere A. ;
Gupta A. .
International Journal on Software Tools for Technology Transfer, 2005, 7 (2) :156-173
[30]   SAT-based counterexample-guided abstraction refinement [J].
Clarke, EA ;
Anubhav, G ;
Strichman, O .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2004, 23 (07) :1113-1123