共 50 条
- [31] Retiming-based logic synthesis for low-power ISLPED'02: PROCEEDINGS OF THE 2002 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, 2002, : 275 - 278
- [32] Clocked CMOS Adiabatic Logic with Low-Power Dissipation 2013 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2013, : 64 - 67
- [33] A New Low-Power CMOS Dynamic Logic Circuit 2013 IEEE INTERNATIONAL CONFERENCE OF ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2013,
- [34] Buffer-Controlled Cache for Low-Power Multicore Systems 2016 IEEE SIXTH INTERNATIONAL CONFERENCE ON COMMUNICATIONS AND ELECTRONICS (ICCE), 2016, : 147 - 152
- [36] Low-power instruction cache design based on record buffer Jisuanji Yanjiu yu Fazhan, 2006, 4 (744-751): : 744 - 751
- [37] A Compact Low-Power eDRAM-based NoC Buffer 2015 IEEE/ACM INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN (ISLPED), 2015, : 116 - 121
- [40] Design of high-speed power-efficient MOS current-mode logic frequency dividers IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2006, 53 (11): : 1165 - 1169