Low-power tri-state buffer in MOS current mode logic

被引：0
作者：
Kirti Gupta
Neeta Pandey
Maneesha Gupta
机构：
[1] Delhi Technological University,Department of Electronics and Communication Engineering
[2] Netaji Subhas Institute of Technology,Department of Electronics and Communication Engineering
来源：
Analog Integrated Circuits and Signal Processing | 2013年 / 75卷
关键词：
MOS current mode logic; Tri-state buffer; Low power; Differential;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
In this paper, a low-power tri-state buffer in MOS current mode logic (MCML) is proposed. It offers power saving by reducing the overall current flow in the circuit during the high-impedance state. The proposed MCML tri-state buffer is simulated in PSPICE using 0.18 μm TSMC CMOS technology parameters. Its performance comparison with the existing MCML tri-state buffers indicates that the proposed tri-state buffer is power efficient than the others.
引用
收藏
页码：157 / 160
页数：3
相关论文
共 50 条
  • [31] Retiming-based logic synthesis for low-power
    Hsu, YL
    Wang, SJ
    ISLPED'02: PROCEEDINGS OF THE 2002 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, 2002, : 275 - 278
  • [32] Clocked CMOS Adiabatic Logic with Low-Power Dissipation
    Li, He
    Zhang, Yimeng
    Yoshihara, Tsutomu
    2013 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2013, : 64 - 67
  • [33] A New Low-Power CMOS Dynamic Logic Circuit
    Jia, Song
    Lyu, Shigong
    Meng, Qinglong
    Wu, Fengfeng
    Xu, Heqing
    2013 IEEE INTERNATIONAL CONFERENCE OF ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2013,
  • [34] Buffer-Controlled Cache for Low-Power Multicore Systems
    Calagos, Marven
    Chu, Yul
    2016 IEEE SIXTH INTERNATIONAL CONFERENCE ON COMMUNICATIONS AND ELECTRONICS (ICCE), 2016, : 147 - 152
  • [35] A novel low-power logic circuit design scheme
    Starzyk, Janusz A.
    He, Haibo
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2007, 54 (02) : 176 - 180
  • [36] Low-power instruction cache design based on record buffer
    School of Computer Science and Technology, Harbin Institute of Technology, Harbin 150001, China
    Jisuanji Yanjiu yu Fazhan, 2006, 4 (744-751): : 744 - 751
  • [37] A Compact Low-Power eDRAM-based NoC Buffer
    Li, Cheng
    Ampadu, Paul
    2015 IEEE/ACM INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN (ISLPED), 2015, : 116 - 121
  • [38] Design of a low-voltage, low-power, high-frequency CMOS current-mode VCO circuit by using 0.6 mu m MOS devices
    Sugimoto, Y
    Ueno, T
    Tsuji, T
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 1997, E80A (02) : 304 - 312
  • [39] A design methodology for MOS current-mode logic frequency dividers
    Nonis, Roberto
    Palumbo, Enzo
    Palestri, Pierpaolo
    Selmi, Luca
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2007, 54 (02) : 245 - 254
  • [40] Design of high-speed power-efficient MOS current-mode logic frequency dividers
    Alioto, Massimo
    Mita, Rosario
    Palumbo, Gaetano
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2006, 53 (11): : 1165 - 1169
12345