Low-power tri-state buffer in MOS current mode logic

被引：0
|
作者：
Kirti Gupta
Neeta Pandey
Maneesha Gupta
机构：
[1] Delhi Technological University,Department of Electronics and Communication Engineering
[2] Netaji Subhas Institute of Technology,Department of Electronics and Communication Engineering
来源：
Analog Integrated Circuits and Signal Processing | 2013年 / 75卷
关键词：
MOS current mode logic; Tri-state buffer; Low power; Differential;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
In this paper, a low-power tri-state buffer in MOS current mode logic (MCML) is proposed. It offers power saving by reducing the overall current flow in the circuit during the high-impedance state. The proposed MCML tri-state buffer is simulated in PSPICE using 0.18 μm TSMC CMOS technology parameters. Its performance comparison with the existing MCML tri-state buffers indicates that the proposed tri-state buffer is power efficient than the others.
引用
收藏
页码：157 / 160
页数：3
相关论文
共 50 条
  • [1] Low-power tri-state buffer in MOS current mode logic
    Gupta, Kirti
    Pandey, Neeta
    Gupta, Maneesha
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2013, 75 (01) : 157 - 160
  • [2] Improved tri-state buffer in MOS current mode logic and its application
    Neeta Pandey
    Bharat Choudhary
    Analog Integrated Circuits and Signal Processing, 2015, 84 : 333 - 340
  • [3] Improved tri-state buffer in MOS current mode logic and its application
    Pandey, Neeta
    Choudhary, Bharat
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2015, 84 (02) : 333 - 340
  • [4] Tri-state buffer/bus driver circuits in MOS current-mode logic
    Badel, Stephane
    Leblebici, Yusuf
    2007 PH.D RESEARCH IN MICROELECTRONICS AND ELECTRONICS, 2007, : 237 - 240
  • [5] AN MOS CURRENT-MODE LOGIC (MCML) CIRCUIT FOR LOW-POWER GHZ PROCESSORS
    YAMASHINA, M
    YAMADA, H
    NEC RESEARCH & DEVELOPMENT, 1995, 36 (01): : 54 - 63
  • [6] AN MOS CURRENT MODE LOGIC (MCML) CIRCUIT FOR LOW-POWER SUB-GHZ PROCESSORS
    YAMASHINA, M
    YAMADA, H
    IEICE TRANSACTIONS ON ELECTRONICS, 1992, E75C (10) : 1181 - 1187
  • [7] Low Power Flip-Flop Design Using Tri-State Inverter Logic
    Indira, P.
    Kamaraju, M.
    JOURNAL OF LOW POWER ELECTRONICS, 2019, 15 (01) : 19 - 26
  • [8] A low power design approach for MOS current mode logic
    Ismail, AH
    Elmasry, MI
    IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2003, : 143 - 146
  • [9] TRI-STATE DEVICES IN LOGIC SYSTEMS
    HUTCHINSON, BA
    WIRELESS WORLD, 1978, 84 (1514): : 60 - 60
  • [10] Single-rail MOS current mode logic circuits for low-power and high-speed applications
    Li, Hong
    Cao, Ruiping
    Hu, Jianping
    Advances in Information Sciences and Service Sciences, 2012, 4 (22): : 27 - 36
12345