Subthreshold Current and Swing Modeling of Gate Underlap DG MOSFETs with a Source/Drain Lateral Gaussian Doping Profile

被引:0
|
作者
Kunal Singh
Sanjay Kumar
Ekta Goel
Balraj Singh
Mirgender Kumar
Sarvesh Dubey
Satyabrata Jit
机构
[1] Indian Institute of Technology (BHU),Department of Electronics Engineering
[2] Shri Ramswaroop Memorial University,Faculty of Electronics and Communication Engineering
来源
Journal of Electronic Materials | 2017年 / 46卷
关键词
Ultra-shallow junction (USJ); straggle parameter; subthreshold current; subthreshold swing; short-channel effects (SCEs); gate underlap; DG MOSFETs;
D O I
暂无
中图分类号
学科分类号
摘要
This paper proposes a new model for the subthreshold current and swing of the short-channel symmetric underlap ultrathin double gate metal oxide field effect transistors with a source/drain lateral Gaussian doping profile. The channel potential model already reported earlier has been utilized to formulate the closed form expression for the subthreshold current and swing of the device. The effects of the lateral straggle and geometrical parameters such as the channel length, channel thickness, and oxide thickness on the off current and subthreshold slope have been demonstrated. The devices with source/drain lateral Gaussian doping profiles in the underlap structure are observed to be highly resistant to short channel effects while improving the current drive. The proposed model is validated by comparing the results with the numerical simulation data obtained by using the commercially available ATLAS™, a two-dimensional (2-D) device simulator from SILVACO.
引用
收藏
页码:579 / 584
页数:5
相关论文
共 31 条
  • [1] Subthreshold Current and Swing Modeling of Gate Underlap DG MOSFETs with a Source/Drain Lateral Gaussian Doping Profile
    Singh, Kunal
    Kumar, Sanjay
    Goel, Ekta
    Singh, Balraj
    Kumar, Mirgender
    Dubey, Sarvesh
    Jit, Satyabrata
    JOURNAL OF ELECTRONIC MATERIALS, 2017, 46 (01) : 579 - 584
  • [2] Analytical Modeling of Potential Distribution and Threshold Voltage of Gate Underlap DG MOSFETs with a Source/Drain Lateral Gaussian Doping Profile
    Singh, Kunal
    Kumar, Mirgender
    Goel, Ekta
    Singh, Balraj
    Dubey, Sarvesh
    Kumar, Sanjay
    Jit, Satyabrata
    JOURNAL OF ELECTRONIC MATERIALS, 2016, 45 (04) : 2184 - 2192
  • [3] Analytical Modeling of Potential Distribution and Threshold Voltage of Gate Underlap DG MOSFETs with a Source/Drain Lateral Gaussian Doping Profile
    Kunal Singh
    Mirgender Kumar
    Ekta Goel
    Balraj Singh
    Sarvesh Dubey
    Sanjay Kumar
    Satyabrata Jit
    Journal of Electronic Materials, 2016, 45 : 2184 - 2192
  • [4] A Subthreshold Swing Model for Symmetric Double-Gate (DG) MOSFETs with Vertical Gaussian Doping
    Tiwari, Pramod Kumar
    Jit, S.
    JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2010, 10 (02) : 107 - 117
  • [5] Subthreshold Current Model for Short-Channel Double-Gate (DG) MOSFETs with a Vertical Gaussian Doping Profile
    Tiwari, Pramod Kumar
    Jit, S.
    JOURNAL OF COMPUTATIONAL AND THEORETICAL NANOSCIENCE, 2011, 8 (07) : 1296 - 1303
  • [6] Analytical Modeling of Subthreshold Current and Subthreshold Swing of Schottky-Barrier Source/Drain Double Gate-All-Around (DGAA) MOSFETs
    Kumar, Arun
    Srinivas, P. S. T. N.
    Tiwari, Pramod Kumar
    2019 IEEE INTERNATIONAL SYMPOSIUM ON SMART ELECTRONIC SYSTEMS (ISES 2019), 2019, : 355 - 359
  • [7] Analytical modeling of subthreshold current and subthreshold swing of an underlap DGMOSFET with tied-independent gate and symmetric-asymmetric options
    Vaddi, Ramesh
    Agarwal, R. P.
    Dasgupta, S.
    MICROELECTRONICS JOURNAL, 2011, 42 (05) : 798 - 807
  • [8] Design considerations of underlapped source/drain regions with the Gaussian doping profile in nano-double-gate MOSFETs: A quantum simulation
    Charmi, Morteza
    Orouji, Ali A.
    Mashayekhi, Hamid R.
    MATERIALS SCIENCE IN SEMICONDUCTOR PROCESSING, 2013, 16 (02) : 311 - 317
  • [9] Effects of Elevated Source/Drain and Side Spacer Dielectric on the Drivability Optimization of Non-abrupt Ultra Shallow Junction Gate Underlap DG MOSFETs
    Kunal Singh
    Sanjay Kumar
    Ekta Goel
    Balraj Singh
    Sarvesh Dubey
    Satyabrata Jit
    Journal of Electronic Materials, 2017, 46 : 520 - 526
  • [10] Effects of Elevated Source/Drain and Side Spacer Dielectric on the Drivability Optimization of Non-abrupt Ultra Shallow Junction Gate Underlap DG MOSFETs
    Singh, Kunal
    Kumar, Sanjay
    Goel, Ekta
    Singh, Balraj
    Dubey, Sarvesh
    Jit, Satyabrata
    JOURNAL OF ELECTRONIC MATERIALS, 2017, 46 (01) : 520 - 526