A Split-Input Driver-Enabled High-Speed and Energy-Efficient Level Shifter Using Hybrid Pull-Up Network

被引:0
作者
A. V. Mayakkannan
Selvakumar Rajendran
Srihari Kannan
Arvind Chakrapani
V. K. Shanmuganathan
机构
[1] J.N.N Institute of Engineering,Department of Electronics and Communication Engineering
[2] Karpagam College of Engineering,Department of Electronics and Communication Engineering
[3] SNS College of Technology,Department of Computer Science and Engineering
[4] J.N.N Institute of Engineering,Department of Mechanical Engineering
来源
Circuits, Systems, and Signal Processing | 2022年 / 41卷
关键词
Energy-efficient; High-speed; Hybrid pull-up network; Split-input driver; Pass transistor; Voltage level shifter;
D O I
暂无
中图分类号
学科分类号
摘要
Level shifters are the prominent interfacing circuits used in VLSI systems involving multiple supply voltages for their energy-efficient operation. The hybrid pull-up network (HPN)-based level shifter (HPLS) with an enhanced speed and energy performance is proposed in this paper that minimizes the voltage drop and current contention issue prevalent in the prior art. The HPN comprises the cross-coupled PMOS and the current mirror structure to improve the standby power performance. The proposed HPLS utilizes a split-input driver as an output stage to achieve both the area and energy efficiency. In addition, the usage of a pass transistor in the pull-down network enhances the speed performance by decreasing the rise/fall times. The performance of HPLS is verified by implementing it in CMOS 180 nm technology using Cadence tool and simulated through Spectre circuit simulator. The simulation results of the HPLS reveal 9.6 ns of delay and 66.77 fJ of energy consumption for the applied input signal of 0.4 V/1 MHz with 1.8 V high supply voltage. Further, it consumes smaller static power of 0.82 nW and occupies silicon area of 204 μ\documentclass[12pt]{minimal} \usepackage{amsmath} \usepackage{wasysym} \usepackage{amsfonts} \usepackage{amssymb} \usepackage{amsbsy} \usepackage{mathrsfs} \usepackage{upgreek} \setlength{\oddsidemargin}{-69pt} \begin{document}$$\upmu $$\end{document}m2\documentclass[12pt]{minimal} \usepackage{amsmath} \usepackage{wasysym} \usepackage{amsfonts} \usepackage{amssymb} \usepackage{amsbsy} \usepackage{mathrsfs} \usepackage{upgreek} \setlength{\oddsidemargin}{-69pt} \begin{document}$$^{2}$$\end{document} (12 μ\documentclass[12pt]{minimal} \usepackage{amsmath} \usepackage{wasysym} \usepackage{amsfonts} \usepackage{amssymb} \usepackage{amsbsy} \usepackage{mathrsfs} \usepackage{upgreek} \setlength{\oddsidemargin}{-69pt} \begin{document}$$\upmu $$\end{document}m ×\documentclass[12pt]{minimal} \usepackage{amsmath} \usepackage{wasysym} \usepackage{amsfonts} \usepackage{amssymb} \usepackage{amsbsy} \usepackage{mathrsfs} \usepackage{upgreek} \setlength{\oddsidemargin}{-69pt} \begin{document}$$\times $$\end{document} 17 μ\documentclass[12pt]{minimal} \usepackage{amsmath} \usepackage{wasysym} \usepackage{amsfonts} \usepackage{amssymb} \usepackage{amsbsy} \usepackage{mathrsfs} \usepackage{upgreek} \setlength{\oddsidemargin}{-69pt} \begin{document}$$\upmu $$\end{document}m).
引用
收藏
页码:2308 / 2321
页数:13
相关论文
共 38 条
[1]  
Alioto M(2012)Ultra-low power VLSI circuit design demystified and explained: a tutorial IEEE Trans. Circuits Syst. I Reg. Pap. 59 3-29
[2]  
Chen TH(2006)Sub-threshold to above threshold level shifter design J. Low Power Electron. 2 251-258
[3]  
Hosseini SR(2014)A low-power subthreshold to above threshold voltage level shifter IEEE Trans. Circuits Syst. II Express Briefs 61 753-757
[4]  
Kabirpour S(2020)A power-delay and area efficient voltage level shifter based on a reflected-output Wilson current mirror level shifter IEEE Trans. Circuits Syst. II Express Briefs 67 250-254
[5]  
Jalali M(2015)Fast and wide range voltage conversion in multisupply voltage designs IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 23 388-391
[6]  
Lanuzza M(2010)A subthreshold to above-threshold level shifter comprising a Wilson current mirror IEEE Trans. Circuits Syst. II Express Briefs 57 721-724
[7]  
Corsonello P(2018)Energy-efficient wide-range voltage level shifters reaching 4.2 fJ/transition IEEE J. Solid-State Circuits 1 34-37
[8]  
Perri S(2018)An area and energy efficient ultra-low voltage level shifter with pass transistor and reduced-swing output buffer in 65nm CMOS IEEE Trans. Circuits Syst. II Express Briefs 65 607-611
[9]  
Lutkemeier S(2014)A wide-range level shifter using a modified Wilson current mirror hybrid buffer IEEE Trans. Circuits Syst. I Reg. Briefs 61 1656-1665
[10]  
Ruckert U(2013)A low-voltage single-supply level converter for sub-VTH /super-VTH operation: 0.3 V to 1.2 V Int. J. Comput. Appl. 46 0975-8887