Low-Power Constant-Coefficient Multiplier Generator

被引：0
|
作者：
Cheng-Yu Pai
A.J. Al-Khalili
W.E. Lynch
机构：
[1] Concordia University,Department of Electrical and Computer Engineering
来源：
Journal of VLSI signal processing systems for signal, image and video technology | 2003年 / 35卷
关键词：
constant multipliers; design automation; VHDL; DSP; integer multiplication; low power;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
Constant-coefficient multipliers are used in many DSP cores. A new low-power constant multiplier, with detailed design procedure, is presented. By using canonical sign-digit (CSD) number system, and introducing new simplification techniques and identities, the multiplier features a new algorithm to reduce logic depth for the Wallace-tree implementation. The method also reduces area and complexity.
引用
收藏
页码：187 / 194
页数：7
相关论文
共 50 条
  • [31] Number representation optimization for low-power multiplier design
    Huang, ZJ
    Ercegovac, MD
    ADVANCED SIGNAL PROCESSING ALGORITHMS, ARCHITECTURES, AND IMPLEMENTATIONS XII, 2002, 4791 : 345 - 356
  • [32] A new design of a low-power reversible Vedic multiplier
    Rashno, Meysam
    Haghparast, Majid
    Mosleh, Mohammad
    INTERNATIONAL JOURNAL OF QUANTUM INFORMATION, 2020, 18 (03)
  • [33] Low-Power Multiplier Design Using a Bypassing Technique
    Wang, Chua-Chin
    Sung, Gang-Neng
    JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2009, 57 (03): : 331 - 338
  • [34] Design and implementation of scalable low-power Montgomery multiplier
    Son, HK
    Oh, SG
    IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN: VLSI IN COMPUTERS & PROCESSORS, PROCEEDINGS, 2004, : 524 - 531
  • [35] Low-Power Multiplier Design Using a Bypassing Technique
    Chua-Chin Wang
    Gang-Neng Sung
    Journal of Signal Processing Systems, 2009, 57 : 331 - 338
  • [36] Design of reconfigurable low-power pipelined array multiplier
    Wang, Jiun-Ping
    Kuang, Shiann-Rong
    Chuang, Yuan-Chih
    2006 INTERNATIONAL CONFERENCE ON COMMUNICATIONS, CIRCUITS AND SYSTEMS PROCEEDINGS, VOLS 1-4: VOL 1: SIGNAL PROCESSING, 2006, : 2277 - 2281
  • [37] Analog Multiplier for a Low-power Integrated Image Sensor
    Blakiewicz, Grzegorz
    MIXDES 2009: PROCEEDINGS OF THE 16TH INTERNATIONAL CONFERENCE MIXED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2009, : 226 - 229
  • [38] Low-Power Multiplier Design with Row and Column Bypassing
    Yan, Jin-Tai
    Chen, Zhi-Wei
    IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2009, : 227 - 230
  • [39] Low-power multiplier with static decision for input manipulation
    Riazati, M.
    Sobhani, A.
    Mottaghi-Dastjerdi, M.
    Afzali-Kusha, A.
    Khakifirooz, A.
    2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 2721 - 2724
  • [40] Multiplier architecture power consumption characterization for low-power DSP applications
    Hong, SJ
    Chin, SS
    Kim, S
    Hwang, W
    ICES 2002: 9TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS I-111, CONFERENCE PROCEEDINGS, 2002, : 741 - 744
12345