Low-Power Constant-Coefficient Multiplier Generator

被引：0
|
作者：
Cheng-Yu Pai
A.J. Al-Khalili
W.E. Lynch
机构：
[1] Concordia University,Department of Electrical and Computer Engineering
来源：
Journal of VLSI signal processing systems for signal, image and video technology | 2003年 / 35卷
关键词：
constant multipliers; design automation; VHDL; DSP; integer multiplication; low power;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
Constant-coefficient multipliers are used in many DSP cores. A new low-power constant multiplier, with detailed design procedure, is presented. By using canonical sign-digit (CSD) number system, and introducing new simplification techniques and identities, the multiplier features a new algorithm to reduce logic depth for the Wallace-tree implementation. The method also reduces area and complexity.
引用
收藏
页码：187 / 194
页数：7
相关论文
共 50 条
  • [21] Low-power parallel multiplier with column bypassing
    Wen, MC
    Wang, SJ
    Lin, YN
    ELECTRONICS LETTERS, 2005, 41 (10) : 581 - 583
  • [22] New Stability Criteria for Constant-Coefficient Linear Systems
    A. I. Perov
    Automation and Remote Control, 2002, 63 : 189 - 199
  • [23] A formula for the general solution of a constant-coefficient difference equation
    Wolfram, DA
    JOURNAL OF SYMBOLIC COMPUTATION, 2000, 29 (01) : 79 - 82
  • [24] LOW-POWER MICROWAVE BUBBLE GENERATOR
    SEAGLE, DJ
    ARTMAN, JO
    CHARAP, SH
    IEEE TRANSACTIONS ON MAGNETICS, 1985, 21 (05) : 1785 - 1787
  • [25] Low-power integrated aircraft generator
    Junliang, Tan
    Zhou, Xingsheng
    Nanjing Hangkong Hangtian Daxue Xuebao/Journal of Nanjing University of Aeronautics and Astronautics, 1994, 26 (03): : 351 - 359
  • [26] Constant-coefficient multipliers save FPGA space, time
    Knapp, Steve
    Personal Engineering and Instrumentation News, 1998, 15 (07):
  • [27] Low-power low-noise CMOS analogue multiplier
    Li, Z.
    Chen, C.
    IEE PROCEEDINGS-CIRCUITS DEVICES AND SYSTEMS, 2006, 153 (03): : 261 - 267
  • [28] A low-power multiplier using adiabatic CPL circuits
    Wang, Ling
    Hu, Jianping
    Dai, Jing
    2007 INTERNATIONAL SYMPOSIUM ON INTEGRATED CIRCUITS, VOLS 1 AND 2, 2007, : 21 - 24
  • [29] A low-power multiplier with bypassing logic and operand decomposition
    Kuo, Ko-Chi
    Chou, Chi-Wen
    IMECS 2006: INTERNATIONAL MULTICONFERENCE OF ENGINEERS AND COMPUTER SCIENTISTS, 2006, : 217 - +
  • [30] Design of Low-Power Multiplier Using UCSLA Technique
    Ravi, S.
    Patel, Anand
    Shabaz, Md
    Chaniyara, Piyush M.
    Kittur, Harish M.
    ARTIFICIAL INTELLIGENCE AND EVOLUTIONARY ALGORITHMS IN ENGINEERING SYSTEMS, VOL 2, 2015, 325 : 119 - 126
12345