Low-Power Constant-Coefficient Multiplier Generator

被引:0
|
作者
Cheng-Yu Pai
A.J. Al-Khalili
W.E. Lynch
机构
[1] Concordia University,Department of Electrical and Computer Engineering
来源
Journal of VLSI signal processing systems for signal, image and video technology | 2003年 / 35卷
关键词
constant multipliers; design automation; VHDL; DSP; integer multiplication; low power;
D O I
暂无
中图分类号
学科分类号
摘要
Constant-coefficient multipliers are used in many DSP cores. A new low-power constant multiplier, with detailed design procedure, is presented. By using canonical sign-digit (CSD) number system, and introducing new simplification techniques and identities, the multiplier features a new algorithm to reduce logic depth for the Wallace-tree implementation. The method also reduces area and complexity.
引用
收藏
页码:187 / 194
页数:7
相关论文
共 50 条
  • [1] Low-power constant-coefficient multiplier generator
    Pai, CY
    Al-Khalili, AJ
    Lynch, WE
    14TH ANNUAL IEEE INTERNATIONAL ASIC/SOC CONFERENCE, PROCEEDINGS, 2001, : 185 - 189
  • [2] Low-power constant-coefficient multiplier generator
    Pai, CY
    Al-Khalili, AJ
    Lynch, WE
    JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2003, 35 (02): : 187 - 194
  • [3] Improving constant-coefficient multiplier verification by partial product identification
    Lai, Chao-Yue
    Huang, Chung-Yang
    Khoo, Kei-Yong
    2008 DESIGN, AUTOMATION AND TEST IN EUROPE, VOLS 1-3, 2008, : 692 - +
  • [4] Broadband constant-coefficient propagators
    Fu, LY
    GEOPHYSICAL PROSPECTING, 2005, 53 (03) : 299 - 310
  • [5] Design of constant-coefficient multipliers
    Chen, DJ
    Aoki, T
    Homma, N
    Higuchi, T
    2001 4TH INTERNATIONAL CONFERENCE ON ASIC PROCEEDINGS, 2001, : 416 - 419
  • [6] Low-power design and application based on CSD optimization for a fixed coefficient multiplier
    LIU HongXia & YUAN Bo Key Laboratory of Ministry of Education for Wide Band-Gap Semiconductor Devices
    Science China(Information Sciences), 2011, 54 (11) : 2443 - 2453
  • [7] Low-power design and application based on CSD optimization for a fixed coefficient multiplier
    Liu HongXia
    Yuan Bo
    SCIENCE CHINA-INFORMATION SCIENCES, 2011, 54 (11) : 2443 - 2453
  • [8] Low-power design and application based on CSD optimization for a fixed coefficient multiplier
    HongXia Liu
    Bo Yuan
    Science China Information Sciences, 2011, 54 : 2443 - 2453
  • [9] Low-complexity bit-serial constant-coefficient multipliers
    Johansson, K
    Gustasson, O
    Wanhammar, L
    2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 3, PROCEEDINGS, 2004, : 649 - 652
  • [10] A ROM based Low-Power Multiplier
    Paul, Bipul C.
    Fujita, Shinobu
    Kajima, Masaki
    2008 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE, 2008, : 69 - +