Correction to: Novel Design for Reversible Arithmetic Logic Unit

被引：0
|
作者：
Rigui Zhou
Yancheng Li
Manqun Zhang
BenQiong Hu
机构：
[1] East China JiaoTong University,College of Information Engineering
[2] Chengdu University of Technology,College of Management Science
来源：
International Journal of Theoretical Physics | 2018年 / 57卷
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
The original version of this article unfortunately contained a mistake.
引用
收藏
页码：300 / 300
相关论文
共 50 条
  • [31] Design of novel area-efficient coplanar reversible arithmetic and logic unit with an energy estimation in quantum-dot cellular automata
    Rama Krishna Reddy Venna
    G. Durga Jayakumar
    The Journal of Supercomputing, 2023, 79 : 1908 - 1925
  • [32] Design of novel area-efficient coplanar reversible arithmetic and logic unit with an energy estimation in quantum-dot cellular automata
    Venna, Rama Krishna Reddy
    Jayakumar, G. Durga
    JOURNAL OF SUPERCOMPUTING, 2023, 79 (02): : 1908 - 1925
  • [33] VLSI Architecture for Low Cost and Power Reversible Arithmetic Logic Unit based on Reversible Gate
    Jain, Shaili
    Rawat, Shashilata
    Chaturvedi, Prashant
    Kapoor, Monika
    2018 INTERNATIONAL CONFERENCE ON ADVANCED COMPUTATION AND TELECOMMUNICATION (ICACAT), 2018,
  • [34] A nano-scale arithmetic and logic unit using a reversible logic and quantum-dots
    Navimipour, Nima Jafari
    Ahmadpour, Seyed-Sajad
    Yalcin, Senay
    JOURNAL OF SUPERCOMPUTING, 2024, 80 (01): : 395 - 412
  • [35] A nano-scale arithmetic and logic unit using a reversible logic and quantum-dots
    Nima Jafari Navimipour
    Seyed-Sajad Ahmadpour
    Senay Yalcin
    The Journal of Supercomputing, 2024, 80 : 395 - 412
  • [36] Design And Development of Efficient Reversible Floating Point Arithmetic unit
    Jain, Jenil
    Agrawal, Rahul
    2015 FIFTH INTERNATIONAL CONFERENCE ON COMMUNICATION SYSTEMS AND NETWORK TECHNOLOGIES (CSNT2015), 2015, : 811 - 815
  • [37] A Novel Approach of Full Adder and Arithmetic Logic Unit Design in Quantum Dot Cellular Automata
    Ghosh, Bahniman
    Singh, Chandramauli
    Salimath, Akshay Kumar
    JOURNAL OF LOW POWER ELECTRONICS, 2013, 9 (04) : 452 - 457
  • [38] Design and Implementation of Arithmetic Logic Unit (ALU) using Modified Novel Bit Adder in QCA
    Kanimozhi, V
    Shankar, Gowri R.
    2015 INTERNATIONAL CONFERENCE ON INNOVATIONS IN INFORMATION, EMBEDDED AND COMMUNICATION SYSTEMS (ICIIECS), 2015,
  • [39] Design and Evaluation of Arithmetic and Logic Unit Using Simulated Annealing
    Pavitra, Y. J.
    Jamuna, S.
    Manikandan, J.
    2023 10TH INTERNATIONAL CONFERENCE ON SOFT COMPUTING & MACHINE INTELLIGENCE, ISCMI, 2023, : 47 - 53
  • [40] Design of Single Precision Floating Point Arithmetic Logic Unit
    Singh, Nisha
    Dhanabal, R.
    2018 4TH INTERNATIONAL CONFERENCE ON ELECTRICAL ENERGY SYSTEMS (ICEES), 2018, : 133 - 137
12345