High-performance architecture for digital transform processing

被引:0
|
作者
H. Mora
M. T. Signes-Pont
A. Jimeno-Morenilla
J. L. Sánchez-Romero
机构
[1] University of Alicante,Department of Computer Science Technology and Computation
来源
关键词
Digital transform implementation; Computational techniques design; Computer arithmetic; DCT;
D O I
暂无
中图分类号
学科分类号
摘要
The digital transforms are intensive in multiplication and accumulation operations which have a high computational cost. Advances in computer arithmetic and digital technologies allow simplifying the processing of complex algorithms when they are implemented in modern circuits. New computation techniques can be explored to provide efficient operational methods for implementing algorithms that avoid much of the complex and costly mathematical operations. This work aims to design a high-performance architecture for computing some common digital transforms. The proposed architecture has been compared to other methods. The transform used as example in this work is the discrete cosine transform. The results show that the proposal offers high-performance results comparable or better than best-known methods.
引用
收藏
页码:1336 / 1349
页数:13
相关论文
共 50 条
  • [41] High-Performance Digital Light Processing Printing of Hybrid Acrylate/Benzoxazine Network
    Chang, Wei
    Guo, Kangkang
    Jin, Chaoen
    Chen, Bin
    Qi, Huimin
    ACS APPLIED POLYMER MATERIALS, 2025, 7 (05): : 3358 - 3367
  • [42] High performance VLSI architecture to improve contrast in digital mammographies using discrete wavelet transform
    Geetha, V.
    Murugesan, G.
    BIOMEDICAL RESEARCH-INDIA, 2017, 28 : S141 - S146
  • [43] An Adaptive High-Performance Service Architecture
    Andersson, Jesper
    Ericsson, Morgan
    Lown, Welf
    ELECTRONIC NOTES IN THEORETICAL COMPUTER SCIENCE, 2005, 114 : 87 - 102
  • [44] HIGH-PERFORMANCE FFTS FOR A VLIW ARCHITECTURE
    RODMAN, PK
    CA-DSP 89, VOLS 1 AND 2: 1989 INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE AND DIGITAL SIGNAL PROCESSING, 1989, : S32 - S46
  • [45] A high-performance flexible architecture for cryptography
    Taylor, RR
    Goldstein, SC
    CRYPTOGRAPHIC HARDWARE AND EMBEDDED SYSTEMS, 1999, 1717 : 231 - 245
  • [46] Router Architecture for High-Performance NoCs
    Carara, Everton
    Calazans, Ney
    Moraes, Fernando
    SBCCI2007: 20TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, 2007, : 111 - 116
  • [47] FUTURE ARCHITECTURE OF HIGH-PERFORMANCE WORKSTATIONS
    FARBER, G
    MICROPROCESSING AND MICROPROGRAMMING, 1987, 21 (1-5): : 7 - 14
  • [48] High-performance architecture for anisotropic filtering
    Bóo, M
    Amor, M
    JOURNAL OF SYSTEMS ARCHITECTURE, 2005, 51 (05) : 297 - 314
  • [49] Unified transform architecture for AVC, AVS, VC-1 and HEVC high-performance codecs
    Dias, Tiago
    Roma, Nuno
    Sousa, Leonel
    EURASIP JOURNAL ON ADVANCES IN SIGNAL PROCESSING, 2014, : 1 - 15
  • [50] MODULAR ARCHITECTURE FOR HIGH-PERFORMANCE IMPLEMENTATION OF 2-DIMENSIONAL FAST FOURIER-TRANSFORM
    KORCHEV, DV
    IEE PROCEEDINGS-E COMPUTERS AND DIGITAL TECHNIQUES, 1993, 140 (03): : 167 - 173