High-performance architecture for digital transform processing

被引:0
|
作者
H. Mora
M. T. Signes-Pont
A. Jimeno-Morenilla
J. L. Sánchez-Romero
机构
[1] University of Alicante,Department of Computer Science Technology and Computation
来源
关键词
Digital transform implementation; Computational techniques design; Computer arithmetic; DCT;
D O I
暂无
中图分类号
学科分类号
摘要
The digital transforms are intensive in multiplication and accumulation operations which have a high computational cost. Advances in computer arithmetic and digital technologies allow simplifying the processing of complex algorithms when they are implemented in modern circuits. New computation techniques can be explored to provide efficient operational methods for implementing algorithms that avoid much of the complex and costly mathematical operations. This work aims to design a high-performance architecture for computing some common digital transforms. The proposed architecture has been compared to other methods. The transform used as example in this work is the discrete cosine transform. The results show that the proposal offers high-performance results comparable or better than best-known methods.
引用
收藏
页码:1336 / 1349
页数:13
相关论文
共 50 条
  • [21] Chip-scale high-performance digital Fourier Transform (dFT) spectrometers
    Kita, Derek M.
    Miranda, Brando
    Rios, Carlos
    Favela, David
    Bono, David
    Michon, Jerome
    Lin, Hongtao
    Gu, Tian
    Hu, Juejun
    NEXT-GENERATION SPECTROSCOPIC TECHNOLOGIES XII, 2019, 10983
  • [22] High-performance protocol architecture
    Dabbous, WS
    COMPUTER NETWORKS AND ISDN SYSTEMS, 1997, 29 (07): : 735 - 744
  • [23] HIGH-PERFORMANCE ARCHITECTURE ISSUES
    NICOLE, DA
    DECENTRALIZED AND DISTRIBUTED SYSTEMS, 1993, 39 : 23 - 30
  • [24] HIGH-PERFORMANCE COMPUTER ARCHITECTURE
    BHUYAN, LN
    FUTURE GENERATION COMPUTER SYSTEMS, 1995, 11 (06) : 501 - 502
  • [25] High-performance low cost inverse integer transform architecture for AVS video standard
    Li Y.-F.
    Wang Q.
    Fu Y.-Z.
    Journal of Shanghai Jiaotong University (Science), 2008, 13 (1) : 116 - 121
  • [26] A High-performance Low Cost Inverse Integer Transform Architecture for AVS Video Standard
    李宇飞
    王琴
    付宇卓
    JournalofShanghaiJiaotongUniversity, 2008, (01) : 116 - 121
  • [27] A high-performance multi-purpose DSP architecture for signal processing research
    Morrison, SA
    Parks, JS
    Gugel, KS
    2003 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, VOL II, PROCEEDINGS: SPEECH II; INDUSTRY TECHNOLOGY TRACKS; DESIGN & IMPLEMENTATION OF SIGNAL PROCESSING SYSTEMS; NEURAL NETWORKS FOR SIGNAL PROCESSING, 2003, : 601 - 604
  • [28] Effective runtime scheduling for high-performance graph processing on heterogeneous dataflow architecture
    Qingxiang Chen
    Long Zheng
    Xiaofei Liao
    Hai Jin
    Qinggang Wang
    CCF Transactions on High Performance Computing, 2020, 2 : 362 - 375
  • [29] Merging VLIW and vector processing techniques for a simple, high-performance processor architecture
    Soliman, Mostafa I.
    MICROELECTRONICS JOURNAL, 2015, 46 (07) : 637 - 655
  • [30] High-performance FPGA Architecture for Data Streams Processing on Example of IPsec Gateway
    Korona, Mateusz
    Skowron, Krzysztof
    Trzepinski, Mateusz
    Rawski, Mariusz
    INTERNATIONAL JOURNAL OF ELECTRONICS AND TELECOMMUNICATIONS, 2018, 64 (03) : 351 - 356