High-performance architecture for digital transform processing

被引:0
|
作者
H. Mora
M. T. Signes-Pont
A. Jimeno-Morenilla
J. L. Sánchez-Romero
机构
[1] University of Alicante,Department of Computer Science Technology and Computation
来源
关键词
Digital transform implementation; Computational techniques design; Computer arithmetic; DCT;
D O I
暂无
中图分类号
学科分类号
摘要
The digital transforms are intensive in multiplication and accumulation operations which have a high computational cost. Advances in computer arithmetic and digital technologies allow simplifying the processing of complex algorithms when they are implemented in modern circuits. New computation techniques can be explored to provide efficient operational methods for implementing algorithms that avoid much of the complex and costly mathematical operations. This work aims to design a high-performance architecture for computing some common digital transforms. The proposed architecture has been compared to other methods. The transform used as example in this work is the discrete cosine transform. The results show that the proposal offers high-performance results comparable or better than best-known methods.
引用
收藏
页码:1336 / 1349
页数:13
相关论文
共 50 条
  • [11] High-performance and scalable on-chip digital Fourier transform spectroscopy
    Derek M. Kita
    Brando Miranda
    David Favela
    David Bono
    Jérôme Michon
    Hongtao Lin
    Tian Gu
    Juejun Hu
    Nature Communications, 9
  • [12] High-performance and scalable on-chip digital Fourier transform spectroscopy
    Kita, Derek M.
    Miranda, Brando
    Favela, David
    Bono, David
    Michon, Jerome
    Lin, Hongtao
    Gu, Tian
    Hu, Juejun
    NATURE COMMUNICATIONS, 2018, 9
  • [13] ASIC TECHNIQUES FOR HIGH-PERFORMANCE DIGITAL SIGNAL-PROCESSING
    SMITH, SG
    MORGAN, RW
    PAYNE, J
    ANNALES DES TELECOMMUNICATIONS-ANNALS OF TELECOMMUNICATIONS, 1991, 46 (1-2): : 40 - 48
  • [14] Digital signal processing applications in high-performance synthetic aperture radar processing
    Doerry, AW
    Dubbert, DF
    CONFERENCE RECORD OF THE THIRTY-SEVENTH ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS & COMPUTERS, VOLS 1 AND 2, 2003, : 947 - 949
  • [15] Window memoization: an efficient hardware architecture for high-performance image processing
    Khalvati, Farzad
    Aagaard, Mark D.
    JOURNAL OF REAL-TIME IMAGE PROCESSING, 2010, 5 (03) : 195 - 212
  • [16] High-Performance Computing Architecture for Sample Value Processing in the Smart Grid
    Sun, Le
    Muguira, Leire
    Jimenez, Jaime
    Astarloa, Armando
    Lazaro, Jesus
    IEEE ACCESS, 2022, 10 : 12208 - 12218
  • [17] A novel switch architecture for high-performance computing and signal processing networks
    Sukhtankar, S
    Hecht, D
    Rosen, W
    THIRD IEEE INTERNATIONAL SYMPOSIUM ON NETWORK COMPUTING AND APPLICATIONS, PROCEEDINGS, 2004, : 215 - 222
  • [18] Simulation experiments of a high-performance RapidIO-based processing architecture
    Adams, J
    Katsinis, C
    Rosen, W
    Hecht, D
    Adams, V
    Narravula, HV
    Sukhtankar, S
    Lachenmaier, R
    IEEE INTERNATIONAL SYMPOSIUM ON NETWORK COMPUTING AND APPLICATIONS, PROCEEDINGS, 2001, : 336 - 339
  • [19] Window memoization: an efficient hardware architecture for high-performance image processing
    Farzad Khalvati
    Mark D. Aagaard
    Journal of Real-Time Image Processing, 2010, 5 : 195 - 212
  • [20] Two-level reconfigurable architecture for high-performance signal processing
    Johnsson, D
    Bengtsson, J
    Svensson, B
    ERSA '04: THE 2004 INTERNATIONAL CONFERENCE ON ENGINEERING OF RECONFIGURABLE SYSTEMS AND ALGORITHMS, 2004, : 177 - 183